MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 57

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
1.4
The clock and reset generator provides the internal clock signals for the core and all peripheral modules.
Figure 1-14
Guide for details on clock generation.
1.5
Eight possible modes determine the device operating configuration. Each mode has an associated default
memory map and external bus configuration controlled by a further pin.
Three low power modes exist for the device.
1.5.1
The operating mode out of reset is determined by the states of the MODC, MODB, and MODA pins during
reset. The MODC, MODB, and MODA bits in the MODE register show the current operating mode and
provide limited mode switching during operation. The states of the MODC, MODB, and MODA pins are
latched into these bits on the rising edge of the reset signal. The ROMCTL signal allows the setting of the
ROMON bit in the MISC register thus controlling whether the internal Flash is visible in the memory map.
ROMON = 1 mean the Flash is visible in the memory map. The state of the ROMCTL pin is latched into
the ROMON bit in the MISC register on the rising edge of the reset signal.
Freescale Semiconductor
System Clock Description
Modes of Operation
Chip Configuration Summary
shows the clock connections from the CRG to all modules. Consult the CRG Block User
EXTAL
XTAL
CRG
MC9S12C-Family / MC9S12GC-Family
Figure 1-14. Clock Connections
Bus Clock
Oscillator Clock
Rev 01.24
Chapter 1 MC9S12C and MC9S12GC Device Overview (MC9S12C128)
Core Clock
Not on 9S12GC
S12_CORE
MSCAN
VREG
Flash
RAM
ATD
TPM
TIM
PIM
SCI
SPI
57

Related parts for MC9S12C128VFU