HD6417709SF100B Renesas Electronics America, HD6417709SF100B Datasheet - Page 14

• Manufacturer Part Number: HD6417709SF100B
• Description: MCU 32-Bit SuperH RISC ROMLess 1.7V/3.3V 208-Pin LQFP
• Manufacturer: Renesas Electronics America

Specifications of HD6417709SF100B

• Package: 208LQFP
• Family Name: SuperH
• Maximum Speed: 100 MHz
• Operating Supply Voltage: 1.7|3.3 V
• Data Bus Width: 32 Bit
• Program Memory Type: ROMLess
• Number Of Programmable I/os: 96
• Interface Type: IrDA/SCI/SCIF/UDI
• On-chip Adc: 8-chx10-bit
• On-chip Dac: 2-chx8-bit
• Operating Temperature: -20 to 75 °C
• Number Of Timers: 3

Section
10.2.13 MCS0 Control
Register (MCSCR0)
10.3.4 Synchronous
DRAM Interface
10.3.6 PCMCIA
Interface
Figure 10.32 Basic
Timing for PCMCIA
Memory Card Interface
10.3.7 Waits between
Access Cycles
Figure 10.40 Waits
between Access Cycles
10.3.10 MCS[0] to
MCS[7] Pin Control
11.6 Usage Notes
13.4.3 Precautions
when Using RTC
Module Standby
Rev. 5.0, 09/03, page xii of xliv
Page
258
290
310
320
323
387
426
Description
Description added
Bit 6—CS2/CS0 Select (CS2/0)
Only 0 should be used for the CS2/0 bit in MCSCR0. Either 0 or 1
may be used for MCSCR1 to MCSCR7.
Bank Active description added
… .In bank active mode, too, all banks become inactive after a
refresh cycle or after the bus is released as the result of bus
arbitration.
The bank active mode should not be used unless the bus width
for all areas is 32 bits.
Figure amended
D15 to D0
(Write)
Figure amended
CKIO
A25 to A0
Description amended
This enables 32-, 64-, 128-, or 256-Mbit memory to be connected
to area 0 or area 2. However, only CS2/0 = 0 (area 0) should be
used for MCSCR0. Table 10.15 shows MCSCR0–MCSCR7
settings and MCS[0]–MCS[7] assertion conditions.
Description added
13. DMAC transfers should not be performed in the sleep mode
14. When the following three conditions are all met, the
Newly added
under conditions other than when the clock ratio of I (on-
chip clock) to B (bus clock) is 1:1.
frequency control register (FRQCR) should not be changed
while a DMAC transfer is in progress.
Bits IFC2 to IFC0 are changed.
STC2 to STC0 in FRQCR are not changed.
The clock ratio of I (on-chip clock) to B (bus clock) after
the change is other than 1:1.
T
1
T
2
Twait
T
1
T
2
Twait
T
1
T
2