HD6417709SF100B Renesas Electronics America, HD6417709SF100B Datasheet - Page 489

no-image

HD6417709SF100B

Manufacturer Part Number
HD6417709SF100B
Description
MCU 32-Bit SuperH RISC ROMLess 1.7V/3.3V 208-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD6417709SF100B

Package
208LQFP
Family Name
SuperH
Maximum Speed
100 MHz
Operating Supply Voltage
1.7|3.3 V
Data Bus Width
32 Bit
Program Memory Type
ROMLess
Number Of Programmable I/os
96
Interface Type
IrDA/SCI/SCIF/UDI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Operating Temperature
-20 to 75 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417709SF100B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF100BV
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6417709SF100BV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 2—Transmit End (TEND): Indicates that when the last bit of a serial character was
transmitted, SCTDR did not contain valid data, so transmission has ended. TEND is a read-only
bit and cannot be written to.
Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in receive data
when a multiprocessor format is selected for receiving in asynchronous mode. MPB is a read-only
bit and cannot be written to.
Note: * If RE is cleared to 0 when a multiprocessor format is selected, MPB retains its
Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit added to
transmit data when a multiprocessor format is selected for transmitting in asynchronous mode.
The MPBT setting is ignored in synchronous mode, when a multiprocessor format is not selected,
or when the SCI is not transmitting.
Bit 2: TEND
0
1
Bit 1: MPB
0
1
Bit 0: MPBT
0
1
previous value.
Description
Transmission is in progress
[Clearing condition]
TEND is cleared to 0 when software reads TDRE after it has been set to 1, then
writes 0 to TDRE.
End of transmission
[Setting conditions]
(1) TEND is set to 1 when the chip is reset or enters standby mode.
(2) When TE is cleared to 0 in the serial control register (SCSCR).
(3) If TDRE is 1 when the last bit of a one-byte serial character is transmitted.
Description
Multiprocessor bit value in receive data is 0 *
Multiprocessor bit value in receive data is 1
Description
Multiprocessor bit value in transmit data is 0
Multiprocessor bit value in transmit data is 1
Rev. 5.00, 09/03, page 443 of 760
(Initial value)
(Initial value)
(Initial value)

Related parts for HD6417709SF100B