HD6417709SF100B Renesas Electronics America, HD6417709SF100B Datasheet - Page 222

no-image

HD6417709SF100B

Manufacturer Part Number
HD6417709SF100B
Description
MCU 32-Bit SuperH RISC ROMLess 1.7V/3.3V 208-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD6417709SF100B

Package
208LQFP
Family Name
SuperH
Maximum Speed
100 MHz
Operating Supply Voltage
1.7|3.3 V
Data Bus Width
32 Bit
Program Memory Type
ROMLess
Number Of Programmable I/os
96
Interface Type
IrDA/SCI/SCIF/UDI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Operating Temperature
-20 to 75 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417709SF100B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF100BV
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6417709SF100BV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
4. Register specifications
5. Register specifications
Rev. 5.00, 09/03, page 176 of 760
BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BARB = H'0003722E,
BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00000008, BASRA = H'80, BASRB = H'70
Specified conditions: Channel A/channel B sequence mode
Since instruction fetch is not a write cycle on channel A, a sequence condition does not match.
Therefore, no user break occurs.
BARA = H'00000500, BAMRA = H'00000000, BBRA = H'0057, BARB = H'00001000,
BAMRB = H'00000000, BBRB = H'0057, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00300001, BETR = H'0005
Specified conditions: Channel A/channel B independent mode
On channel A, a user break occurs before an instruction of address H'00000500 is executed.
On channel B, a user break occurs before the fifth instruction execution after instructions of
address H'00001000 are executed four times.
Address:
Bus cycle: CPU/instruction fetch (before instruction execution)/write/word
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/word
Address:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/longword
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/longword
The number of execution-times break enable (5 times)
Channel A
Channel B
Channel A
Channel B
H'00037226, Address mask: H'00000000, ASID: H'80
H'0003722E, Address mask: H'00000000, ASID: H'70
H'00000000, Data mask: H'00000000
H'00000500, Address mask: H'00000000
H'00001000, Address mask: H'00000000
H'00000000, Data mask: H'00000000

Related parts for HD6417709SF100B