HD6417709SF100B Renesas Electronics America, HD6417709SF100B Datasheet - Page 245

no-image

HD6417709SF100B

Manufacturer Part Number
HD6417709SF100B
Description
MCU 32-Bit SuperH RISC ROMLess 1.7V/3.3V 208-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD6417709SF100B

Package
208LQFP
Family Name
SuperH
Maximum Speed
100 MHz
Operating Supply Voltage
1.7|3.3 V
Data Bus Width
32 Bit
Program Memory Type
ROMLess
Number Of Programmable I/os
96
Interface Type
IrDA/SCI/SCIF/UDI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Operating Temperature
-20 to 75 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417709SF100B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF100BV
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6417709SF100BV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
8.7
8.7.1
Driving the CA pin low causes a transition to hardware standby mode. In hardware standby mode,
all modules except those operating on an RTC clock are halted, as in the standby mode entered on
execution of a SLEEP instruction ((software) standby mode).
Hardware standby mode differs from (software) standby mode as follows.
1. Interrupts and manual resets are not accepted.
2. The TMU does not operate.
Operation when a low-level signal is input at the CA pin depends on the CPG state, as follows.
1. In standby mode
2. During WDT operation when standby mode is canceled by an interrupt
3. In sleep mode
Hold the CA pin low in hardware standby mode.
8.7.2
Hardware standby mode can only be canceled by a power-on reset.
When the CA pin is driven high while the RESETP pin is low, clock oscillation is started. Hold
the RESETP pin low until clock oscillation stabilizes. When the RESETP pin is driven high, the
CPU begins power-on reset processing.
Operation is not guaranteed in the event of an interrupt or manual reset.
The clock remains stopped and the chip enters the hardware standby state. Acceptance of
interrupts and manual resets is disabled, TCLK output is fixed low, and the TMU halts.
The chip enters hardware standby mode after standby mode is canceled and the CPU resumes
operation.
The chip enters hardware standby mode after sleep mode is canceled and the CPU resumes
operation.
Hardware Standby Mode
Transition to Hardware Standby Mode
Canceling Hardware Standby Mode
Rev. 5.00, 09/03, page 199 of 760

Related parts for HD6417709SF100B