STM32F103ZC

Manufacturer Part NumberSTM32F103ZC
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103ZC datasheet
 

Specifications of STM32F103ZC

CoreARM 32-bit Cortex™-M3 CPUConversion Range0 to 3.6 V
Dma12-channel DMA controllerSupported Peripheralstimers, ADCs, DAC, SDIO, I2Ss, SPIs, I2Cs and USARTs
Systick Timera 24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
Page 37/130

Download datasheet (2Mb)Embed
PrevNext
STM32F103xC, STM32F103xD, STM32F103xE
Table 6.
FSMC pin definition (continued)
Pins
CF
PD9
D14
PD10
D15
PD11
PD12
PD13
PD14
D0
PD15
D1
PG2
PG3
PG4
PG5
PG6
PG7
PD0
D2
PD1
D3
PD3
PD4
NOE
PD5
NWE
PD6
NWAIT
PD7
PG9
PG10
NCE4_1
PG11
NCE4_2
PG12
PG13
PG14
PB7
PE0
PE1
1. Ports F and G are not available in devices delivered in 100-pin packages.
FSMC
NOR/PSRAM/
CF/IDE
NOR/PSRAM Mux NAND 16 bit
SRAM
D14
D14
D15
D15
A16
A17
A18
D0
D0
D1
D1
A12
A13
A14
A15
D2
D2
D3
D3
CLK
NOE
NOE
NWE
NWE
NWAIT
NWAIT
NE1
NE2
NCE4_1
NE3
NCE4_2
NE4
A24
A25
NADV
NBL0
NBL1
Doc ID 14611 Rev 8
Pinouts and pin descriptions
LQFP100
BGA100
DA14
D14
DA15
D15
A16
CLE
A17
ALE
A18
DA0
D0
DA1
D1
INT2
INT3
DA2
D2
DA3
D3
CLK
NOE
NOE
NWE
NWE
NWAIT
NWAIT
NE1
NCE2
NE2
NCE3
NE3
NE4
A24
A25
NADV
NBL0
NBL1
(1)
Yes
Yes
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Yes
Yes
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Yes
Yes
Yes
37/130