am79c960 Advanced Micro Devices, am79c960 Datasheet - Page 30

no-image

am79c960

Manufacturer Part Number
am79c960
Description
Pcnettm-isa Single-chip Ethernet Controller
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
am79c960AKC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c960KC/W
Manufacturer:
AMD
Quantity:
2 792
1-372
FUNCTIONAL DESCRIPTION
The PCnet-ISA controller is a highly integrated system
solution for the PC-AT ISA architecture. It provides an
Ethernet controller, AUI port, and 10BASE-T trans-
ceiver.
interfaced to an ISA system bus. The PCnet-ISA con-
troller contains an ISA bus interface unit, DMA Buffer
Management Unit, 802.3 Media Access Control func-
tion, separate 136-byte transmit and 128-byte receive
FIFOs, IEEE defined Attachment Unit Interface (AUI),
and Twisted-Pair Transceiver Media Attachment Unit.
In addition, a Sleep function has been incorporated
which provides low standby current for power sensitive
applications.
The PCnet-ISA controller is register compatible with the
LANCE (Am7990) Ethernet controller and PCnet-ISA
controller (Am79C961). The DMA Buffer Management
Unit supports the LANCE descriptor software model and
the PCnet-ISA controller is software compatible with the
Novell NE2100 and NE1500T add-in cards.
External remote boot and Ethernet physical address
PROMs are supported. The location of the I/O registers
and PROMs are configured by selected pins and inter-
nal address comparators (in bus master mode) or
external logic (in shared memory mode).
The PCnet-ISA controller’s bus master architecture
brings to system manufacturers (adapter card and
motherboard makers alike) something they have not
been able to enjoy with other architectures—a low-cost
system solution that provides the lowest parts count and
highest performance. As a bus-mastering device, costly
and power-hungry external SRAMs are not needed for
packet buffering. This results in lower system cost due
to fewer components, less real-estate and less power.
The PCnet-ISA controller’s advanced bus mastering ar-
chitecture also provides high data throughput and low
CPU utilization for even better performance.
To offer greater flexibility, the PCnet-ISA controller has
a shared memory mode to meet varying application
needs. The shared memory architecture is compatible
Bus
ISA
AMD
The PCnet-ISA controller can be directly
16-Bit System Data
24-Bit System
Address
SD0–15
SA0–19
LA17–23
PCnet-ISA
Controller
Bus Master Block Diagram
PRDB0–7
P R E L I M I N A R Y
APCS
BPCS
Am79C960
+
with very low-end machines, such as PC/XTs that do not
support bus mastering, and very high end machines
which require local packet buffering for increased sys-
tem latency.
The network interface provides an Attachment Unit In-
terface and Twisted-Pair Transceiver functions. Only
one interface is active at any particular time. The AUI
allows for connection via isolation transformer to
10BASE5 and 10BASE2, thick and thin based coaxial
cables. The Twisted-Pair Transceiver interface allows
for connection of unshielded twisted-pair cables as
specified by the Section 14 supplement to IEEE 802.3
Standard (Type 10BASE-T).
Bus Master Mode
System Interface
The PCnet-ISA controller has two fundamental operat-
ing modes, Bus Master and Shared Memory. The
selection of either the Bus Master mode or the Shared
Memory mode must be done through hard wiring; it is
not software configurable. The Bus Master mode pro-
vides an Am7990 (LANCE) compatible Ethernet
controller, an Ethernet Address PROM, a Boot PROM,
and a set of device configuration registers.
The optional Boot PROM is in memory address space
and is expected to be 16 kilobytes or less in size. The
memory address is always related to the I/O address.
For example, 0x300 is always associated with 0xC8000.
On-chip address comparators control device selection
based on the value of the input pins IOAM0 and IOAM1.
The SMEMR input pin can be left unconnected for appli-
cations where a Remote Boot PROM is not needed.
The address PROM, board configuration registers, and
the Ethernet controller occupy 24 bytes of I/O space and
can be located on four different starting addresses.
Data buffers are located in motherboard memory and
can be accessed by the PCnet-ISA controller when the
device becomes the Current Master.
8-Bit Private Data
D0–7
CS
A0–X
D0–7
CS
A0–X
Ethernet
Address
PROM
PROM
Boot
16907B-5

Related parts for am79c960