am79c960 Advanced Micro Devices, am79c960 Datasheet - Page 46

no-image

am79c960

Manufacturer Part Number
am79c960
Description
Pcnettm-isa Single-chip Ethernet Controller
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
am79c960AKC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c960KC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c960KC/W
Manufacturer:
AMD
Quantity:
2 792
1-388
General Purpose Serial Interface (GPSI)
The PCnet-ISA controller contains a General Purpose
Serial Interface (GPSI) designed for testing the digital
portions of the chip. The MENDEC, AUI, and twisted
pair interface are by-passed once the device is set up in
the special “test mode” for accessing the GPSI func-
tions. Although this access is intended only for testing
the device, some users may find the non-encoded data
functions useful in some special applications. Note,
however, that the GPSI functions can be accessed only
when the PCnet-ISA devices operate as a bus master.
The PCnet-ISA GPSI signals are consistent with the
LANCE digital serial interface. Since the GPSI functions
can be accessed only through a special test mode, ex-
pect some loss of functionality to the device when the
GPSI is invoked. The AUI and 10BASE-T analog inter-
faces are disabled along with the internal MENDEC
logic. The LA (unlatched address) pins are removed and
become the GPSI signals, therefore, only 20 bits of ad-
dress space is available. The table below shows the
GPSI pin configuration:
Receive Data
Receive Clock
Receive Carrier Sense
Collision
Transmit Clock
Transmit Enable
Transmit Data
Note: The GPSI function is only available in the Bus Master mode of operation.
AMD
Function
GPSI
I/O Type
GPSI
O
O
I
I
I
I
I
Table: GPSI Pin Configurations
C-LANCE
GPSI Pin
P R E L I M I N A R Y
LANCE/
RENA
RCLK
CLSN
TENA
TCLK
RX
TX
Am79C960
Pin Function
To invoke the GPSI signals, follow the procedure below:
1. After reset or I/O read of Reset Address, write 10b
2. Set the ENTST bit in CSR4
3. Set the GPSIEN bit in CSR124 (see note below)
4. Clear the ENTST bit in CSR4
5. Clear both media select bits in ISACSR2
6. Define the PORTSEL bits in the MODE register
Note:
CORETST bit. After writing to GPSIEN, LA[17–21] will
be inputs, LA[22–23] will be outputs.
PCnet-ISA
SRDCLK
STDCLK
RXCRS
RXDAT
TXDAT
CLSN
TXEN
GPSI
to PORTSEL bits in CSR15.
(The pins LA17–LA23 will change function after the
completion of the above three steps.)
(CSR15) to be 10b to define GPSI port. The
MODE register image is in the initialization block.
LA pins will be tristated before writing to
PCnet-ISA
Number
Pin
10
11
12
5
6
7
9
PCnet-ISA Normal
Pin Function
LA17
LA18
LA19
LA20
LA21
LA23
LA22

Related parts for am79c960