S9S12G64F0MLF Freescale Semiconductor, S9S12G64F0MLF Datasheet - Page 229

no-image

S9S12G64F0MLF

Manufacturer Part Number
S9S12G64F0MLF
Description
16-bit Microcontrollers - MCU S12 Core,64kFlash,Au
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLF
Manufacturer:
IR
Quantity:
4 200
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
S9S12G64F0MLF
Quantity:
1 961
Part Number:
S9S12G64F0MLFR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2.4.3.38
Freescale Semiconductor
Address 0x025D (G1, G2)
Address 0x025D (G3)
Read: Anytime
Write: Anytime
PERP
PPSP
Field
Field
Reset
Reset
7-0
7-0
W
W
R
R
Port P pull device enable—Enable pull device on input pin
This bit controls whether a pull device on the associated port input pin is active. If a pin is used as output this bit has
no effect. The polarity is selected by the related polarity select register bit.
1 Pull device enabled
0 Pull device disabled
Port P pull device select—Configure pull device and pin interrupt edge polarity on input pin
This bit selects a pullup or a pulldown device if enabled on the associated port input pin.
This bit also selects the polarity of the active pin interrupt edge.
1 Pulldown device selected; rising edge selected
0 Pullup device selected; falling edge selected
PPSP7
Port P Polarity Select Register (PPSP)
0
0
0
7
7
PPSP6
0
0
0
6
6
Figure 2-39. Port P Polarity Select Register (PPSP)
Table 2-64. PERP Register Field Descriptions
Table 2-65. PPSP Register Field Descriptions
MC9S12G Family Reference Manual, Rev.1.23
PPSP5
PPSP5
0
0
5
5
PPSP4
PPSP4
0
0
4
4
Description
Description
PPSP3
PPSP3
3
0
3
0
PPSP2
PPSP2
0
0
2
2
Port Integration Module (S12GPIMV1)
PPSP1
PPSP1
Access: User read/write
Access: User read/write
0
0
1
1
PPSP0
PPSP0
0
0
0
0
231
1
1

Related parts for S9S12G64F0MLF