S9S12G64F0MLF Freescale Semiconductor, S9S12G64F0MLF Datasheet - Page 237

no-image

S9S12G64F0MLF

Manufacturer Part Number
S9S12G64F0MLF
Description
16-bit Microcontrollers - MCU S12 Core,64kFlash,Au
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLF
Manufacturer:
IR
Quantity:
4 200
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
S9S12G64F0MLF
Quantity:
1 961
Part Number:
S9S12G64F0MLFR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
1
2.4.3.49
2.4.3.50
Freescale Semiconductor
Address 0x0270 (G1, G2)
Address 0x0270 (G3)
Address 0x0271
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
PT0AD
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
Field
Reset
Reset
Reset
7-0
W
W
W
R
R
R
Port AD general-purpose input/output data—Data Register
When not used with an alternative signal, the associated pin can be used as general-purpose I/O. In
general-purpose output mode the port data register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the
buffered pin input state is read if the digital input buffers are enabled
PT0AD7
PT1AD7
Port AD Data Register (PT0AD)
0
0
0
Port AD Data Register (PT1AD)
0
7
7
7
PT0AD6
PT1AD6
0
0
0
0
6
6
6
Table 2-75. PT0AD Register Field Descriptions
Figure 2-49. Port AD Data Register (PT0AD)
Figure 2-50. Port AD Data Register (PT1AD)
MC9S12G Family Reference Manual, Rev.1.23
PT0AD5
PT1AD5
0
0
0
0
5
5
5
PT0AD4
PT1AD4
0
0
0
0
4
4
4
Description
PT0AD3
PT0AD3
PT1AD3
3
0
3
0
3
0
(Section 2.3.12, “Pins
PT0AD2
PT0AD2
PT1AD2
0
0
0
2
2
2
Port Integration Module (S12GPIMV1)
PT0AD1
PT0AD1
PT1AD1
Access: User read/write
Access: User read/write
Access: User read/write
AD15-0”).
0
0
0
1
1
1
PT0AD0
PT0AD0
PT1AD0
0
0
0
0
0
0
239
1
1
1

Related parts for S9S12G64F0MLF