S9S12G64F0MLF Freescale Semiconductor, S9S12G64F0MLF Datasheet - Page 453

no-image

S9S12G64F0MLF

Manufacturer Part Number
S9S12G64F0MLF
Description
16-bit Microcontrollers - MCU S12 Core,64kFlash,Au
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLF
Manufacturer:
IR
Quantity:
4 200
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
S9S12G64F0MLF
Quantity:
1 961
Part Number:
S9S12G64F0MLFR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
12.3.2.5
Writes to this register will abort current conversion sequence.
Read: Anytime
Write: Anytime
Freescale Semiconductor
Module Base + 0x0004
SMP[2:0]
PRS[4:0]
Reset
Field
7–5
4–0
W
R
SMP2
Sample Time Select — These three bits select the length of the sample time in units of ATD conversion clock
cycles. Note that the ATD conversion clock period is itself a function of the prescaler value (bits PRS4-0).
Table 12-13
ATD Clock Prescaler — These 5 bits are the binary prescaler value PRS. The ATD conversion clock frequency
is calculated as follows:
Refer to Device Specification for allowed frequency range of f
ATD Control Register 4 (ATDCTL4)
0
7
FRZ1
0
0
1
1
lists the available sample time lengths.
SMP1
f ATDCLK
SMP2
Table 12-11. ATD Behavior in Freeze Mode (Breakpoint)
0
6
0
0
0
0
1
1
1
Figure 12-7. ATD Control Register 4 (ATDCTL4)
FRZ0
0
1
0
1
Table 12-12. ATDCTL4 Field Descriptions
MC9S12G Family Reference Manual, Rev.1.23
=
------------------------------------ -
2
SMP1
SMP0
×
Table 12-13. Sample Time Select
Continue conversion
Reserved
Finish current conversion, then freeze
Freeze Immediately
(
0
0
1
1
0
0
1
0
5
f BUS
PRS
+
1
)
SMP0
0
1
0
1
0
1
0
0
4
Behavior in Freeze Mode
Description
ATD Clock Cycles
0
3
Sample Time
in Number of
ATDCLK
10
12
16
20
4
6
8
.
Analog-to-Digital Converter (ADC12B8CV2)
PRS[4:0]
1
2
0
1
1
0
455

Related parts for S9S12G64F0MLF