S9S12G64F0MLF Freescale Semiconductor, S9S12G64F0MLF Datasheet - Page 270

no-image

S9S12G64F0MLF

Manufacturer Part Number
S9S12G64F0MLF
Description
16-bit Microcontrollers - MCU S12 Core,64kFlash,Au
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLF
Manufacturer:
IR
Quantity:
4 200
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
S9S12G64F0MLF
Quantity:
1 961
Part Number:
S9S12G64F0MLFR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
S12G Memory Map Controller (S12GMMCV1)
5.3.2.3
Read: Anytime.
Write: Anytime.
The NVMRES bit maps 16k of internal NVM resources (see Section FTMRG) to the global address space
0x04000 to 0x07FFF.
272
Address: 0x0013
NVMRES
DP[15:8]
Reset
Field
Field
7–0
0
W
R
MOVB
LDY
Direct Page Index Bits 15–8 — These bits are used by the CPU when performing accesses using the direct
addressing mode. These register bits form bits [15:8] of the local address (see
Map internal NVM resources into the global memory map
Write: Anytime
This bit maps internal NVM resources into the global address space.
0 Program flash is mapped to the global address range from 0x04000 to 0x07FFF.
1 NVM resources are mapped to the global address range from 0x04000 to 0x07FFF.
Example 5-1. This example demonstrates usage of the Direct Addressing Mode
MMC Control Register (MMCCTL1)
0
0
7
#$04,DIRECT
<$12
= Unimplemented or Reserved
Bit15
0
0
6
Figure 5-7. MMC Control Register (MMCCTL1)
MC9S12G Family Reference Manual,
Figure 5-6. DIRECT Address Mapping
Table 5-5. DIRECT Field Descriptions
Table 5-6. MODE Field Descriptions
DP [15:8]
0
0
5
;Set DIRECT register to 0x04. From this point on, all memory
;accesses using direct addressing mode will be in the local
;address range from 0x0400 to 0x04FF.
;Load the Y index register from 0x0412 (direct access).
CPU Address [15:0]
0
0
4
Bit8
Description
Description
Bit7
0
0
3
Rev.1.23
0
0
2
Bit0
Figure
Freescale Semiconductor
5-6).
0
0
1
NVMRES
0
0

Related parts for S9S12G64F0MLF