S9S12G64F0MLF Freescale Semiconductor, S9S12G64F0MLF Datasheet - Page 919

no-image

S9S12G64F0MLF

Manufacturer Part Number
S9S12G64F0MLF
Description
16-bit Microcontrollers - MCU S12 Core,64kFlash,Au
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLF
Manufacturer:
IR
Quantity:
4 200
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
S9S12G64F0MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
S9S12G64F0MLF
Quantity:
1 961
Part Number:
S9S12G64F0MLFR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Table
containing the backdoor comparison key to avoid code runaway.
Upon clearing CCIF to launch the Verify Backdoor Access Key command, the Memory Controller will
check the FSEC KEYEN bits to verify that this command is enabled. If not enabled, the Memory
Controller sets the ACCERR bit in the FSTAT register and terminates. If the command is enabled, the
Memory Controller compares the key provided in FCCOB to the backdoor comparison key in the Flash
configuration field with Key 0 compared to 0x3_FF00, etc. If the backdoor keys match, security will be
released. If the backdoor keys do not match, security is not released and all future attempts to execute the
Verify Backdoor Access Key command are aborted (set ACCERR) until a reset occurs. The CCIF flag is
set after the Verify Backdoor Access Key operation has completed.
26.4.6.12 Set User Margin Level Command
The Set User Margin Level command causes the Memory Controller to set the margin level for future read
operations of the P-Flash or EEPROM block.
Freescale Semiconductor
26-4). The Verify Backdoor Access Key command must not be executed from the Flash block
Register
FSTAT
Table 26-52. Verify Backdoor Access Key Command FCCOB Requirements
CCOBIX[2:0]
Table 26-54. Set User Margin Level Command FCCOB Requirements
Table 26-53. Verify Backdoor Access Key Command Error Handling
000
001
CCOBIX[2:0]
MGSTAT1
MGSTAT0
ACCERR
Error Bit
FPVIOL
000
001
010
011
100
MC9S12G Family Reference Manual, Rev.1.23
Set if CCOBIX[2:0] != 100 at command launch
Set if an incorrect backdoor key is supplied
Set if backdoor key access has not been enabled (KEYEN[1:0] != 10, see
Section
Set if the backdoor key has mismatched since the last reset
None
None
None
0x0D
26.3.2.2)
0x0C
FCCOB Parameters
FCCOB Parameters
Margin level setting.
Flash block selection code [1:0]
Key 0
Key 1
Key 2
Key 3
Error Condition
Not required
48 KByte Flash Module (S12FTMRG48K1V1)
. See
921

Related parts for S9S12G64F0MLF