LPC2929FBD144,551 NXP Semiconductors, LPC2929FBD144,551 Datasheet - Page 58

• Manufacturer Part Number: LPC2929FBD144,551
• Description: IC ARM9 MCU FLASH 768K 144LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC2900r

Specifications of LPC2929FBD144,551

• Program Memory Type: FLASH
• Program Memory Size: 768KB (768K x 8)
• Package / Case: 144-LQFP
• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 125MHz
• Connectivity: CAN, EBI/EMI, I²C, LIN, SPI, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 104
• Eeprom Size: 16K x 8
• Ram Size: 56K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC29
• Core: ARM968E-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 56 KB
• Interface Type: CAN/UART/USB
• Maximum Clock Frequency: 125 MHz
• Number Of Programmable I/os: 104
• Number Of Timers: 6
• Operating Supply Voltage: 1.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB2929, MCB2929U, MCB2929UME
• Development Tools By Supplier: OM11026, OM11038
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 3 (8-ch x 10-bit)
• Package: 144LQFP
• Device Core: ARM968E-S
• Family Name: LPC2900
• Maximum Speed: 125 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 568-4786 - EXT BOARD MOTOR CONTROL LPC2900
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4695; 935287118551; LPC2929FBD144-S

NXP Semiconductors
LPC2926_27_29
Product data sheet
Table 32.
Legend:
‘1’ Indicates that the related register bit is tied off to logic HIGH, all writes are ignored
‘0’ Indicates that the related register bit is tied off to logic LOW, all writes are ignored
‘+’ Indicates that the related register bit is readable and writable
Branch clock name
CLK_SAFE
CLK_SYS_CPU
CLK_SYS
CLK_SYS_PCR
CLK_SYS_FMC
CLK_SYS_RAM0
CLK_SYS_RAM1
CLK_SYS_SMC
CLK_SYS_GESS
CLK_SYS_VIC
CLK_SYS_PESS
CLK_SYS_GPIO0
CLK_SYS_GPIO1
CLK_SYS_GPIO2
CLK_SYS_GPIO3
CLK_SYS_IVNSS_A
CLK_SYS_MSCSS_A
CLK_SYS_DMA
CLK_SYS_USB
CLK_PCR_SLOW
CLK_IVNSS_APB
CLK_IVNSS_CANC0
CLK_IVNSS_CANC1
CLK_IVNSS_I2C0
CLK_IVNSS_I2C1
CLK_IVNSS_LIN0
CLK_IVNSS_LIN1
CLK_MSCSS_APB
CLK_MSCSS_MTMR0
CLK_MSCSS_MTMR1
CLK_MSCSS_PWM0
CLK_MSCSS_PWM1
CLK_MSCSS_PWM2
CLK_MSCSS_PWM3
CLK_MSCSS_ADC0_APB BASE_MSCSS_CLK
CLK_MSCSS_ADC1_APB BASE_MSCSS_CLK
Branch clock overview
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 28 September 2010
Base clock
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_PCR_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_IVNSS_CLK
BASE_MSCSS_CLK
BASE_SAFE_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_SYS_CLK
BASE_MSCSS_CLK
BASE_MSCSS_CLK
BASE_MSCSS_CLK
BASE_MSCSS_CLK
BASE_MSCSS_CLK
BASE_MSCSS_CLK
ARM9 microcontroller with CAN, LIN, and USB
LPC2926/2927/2929
Implemented switch on/off
mechanism
WAKE-UP
0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
AUTO
0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
© NXP B.V. 2010. All rights reserved.
1
1
1
+
+
+
+
+
+
+
+
+
+
+
+
1
+
+
+
+
+
+
+
RUN
1
+
+
+
+
+
+
+
+
+
+
+
+
58 of 95