LPC2929FBD144,551 NXP Semiconductors, LPC2929FBD144,551 Datasheet - Page 59

• Manufacturer Part Number: LPC2929FBD144,551
• Description: IC ARM9 MCU FLASH 768K 144LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC2900r

Specifications of LPC2929FBD144,551

• Program Memory Type: FLASH
• Program Memory Size: 768KB (768K x 8)
• Package / Case: 144-LQFP
• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 125MHz
• Connectivity: CAN, EBI/EMI, I²C, LIN, SPI, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 104
• Eeprom Size: 16K x 8
• Ram Size: 56K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC29
• Core: ARM968E-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 56 KB
• Interface Type: CAN/UART/USB
• Maximum Clock Frequency: 125 MHz
• Number Of Programmable I/os: 104
• Number Of Timers: 6
• Operating Supply Voltage: 1.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB2929, MCB2929U, MCB2929UME
• Development Tools By Supplier: OM11026, OM11038
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 3 (8-ch x 10-bit)
• Package: 144LQFP
• Device Core: ARM968E-S
• Family Name: LPC2900
• Maximum Speed: 125 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 568-4786 - EXT BOARD MOTOR CONTROL LPC2900
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4695; 935287118551; LPC2929FBD144-S

NXP Semiconductors
LPC2926_27_29
Product data sheet
6.17 Vectored Interrupt Controller (VIC)
Table 32.
Legend:
‘1’ Indicates that the related register bit is tied off to logic HIGH, all writes are ignored
‘0’ Indicates that the related register bit is tied off to logic LOW, all writes are ignored
‘+’ Indicates that the related register bit is readable and writable
The LPC2926/2927/2929 contains a very flexible and powerful Vectored Interrupt
Controller to interrupt the ARM processor on request.
The key features are:
Branch clock name
CLK_MSCSS_ADC2_APB BASE_MSCSS_CLK
CLK_MSCSS_QEI
CLK_OUT_CLK
CLK_UART0
CLK_UART1
CLK_SPI0
CLK_SPI1
CLK_SPI2
CLK_TMR0
CLK_TMR1
CLK_TMR2
CLK_TMR3
CLK_ADC0
CLK_ADC1
CLK_ADC2
CLK_USB_I2C
CLK_USB
•
•
•
•
•
•
•
•
Level-active interrupt request with programmable polarity.
56 interrupt request inputs.
Software interrupt request capability associated with each request input.
Interrupt request state can be observed before masking.
Software-programmable priority assignments to interrupt requests up to 15 levels.
Software-programmable routing of interrupt requests towards the ARM-processor
inputs IRQ and FIQ.
Fast identification of interrupt requests through vector.
Support for nesting of interrupt service routines.
Branch clock overview
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 28 September 2010
Base clock
BASE_OUT_CLK
BASE_UART_CLK
BASE_UART_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_ADC_CLK
BASE_ADC_CLK
BASE_ADC_CLK
BASE_USB_I2C_CLK
BASE_USB_CLK
BASE_MSCSS_CLK
BASE_SPI_CLK
BASE_SPI_CLK
BASE_SPI_CLK
…continued
ARM9 microcontroller with CAN, LIN, and USB
LPC2926/2927/2929
Implemented switch on/off
mechanism
WAKE-UP
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
AUTO
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
© NXP B.V. 2010. All rights reserved.
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
RUN
+
+
59 of 95