MC9S08DV32ACLF Freescale Semiconductor, MC9S08DV32ACLF Datasheet - Page 232

IC MCU 32K FLASH 2K RAM 48-LQFP

MC9S08DV32ACLF

Manufacturer Part Number
MC9S08DV32ACLF
Description
IC MCU 32K FLASH 2K RAM 48-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheets

Specifications of MC9S08DV32ACLF

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Processor Series
S08DV
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
CAN, I2C, SCI, SPI
Number Of Programmable I/os
26
Operating Supply Voltage
5.5 V
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Development Tools By Supplier
DEMO9S08DZ60
On-chip Adc
12 bit, 10 channel
Controller Family/series
HCS08
No. Of I/o's
39
Ram Memory Size
2KB
Cpu Speed
40MHz
No. Of Timers
2
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08DV32ACLF
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S08DV32ACLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08DV32ACLF
Manufacturer:
FREESCALE
Quantity:
2 000
Chapter 12 Freescale’s Controller Area Network (S08MSCANV1)
Read: Anytime
Write: Anytime when not in initialization mode
12.3.8
The CANTARQ register allows abort request of messages queued for transmission.
Read: Anytime
Write: Anytime when not in initialization mode
232
ABTRQ[2:0]
TXEIE[2:0]
Field
Field
2:0
2:0
Reset:
W
R
MSCAN Transmitter Message Abort Request Register (CANTARQ)
Transmitter Empty Interrupt Enable
0 No interrupt request is generated from this event.
1 A transmitter empty (transmit buffer available for transmission) event causes a transmitter empty interrupt
Abort Request — The CPU sets the ABTRQx bit to request that a scheduled message buffer (TXEx = 0) be
aborted. The MSCAN grants the request if the message has not already started transmission, or if the
transmission is not successful (lost arbitration or error). When a message is aborted, the associated TXE (see
Section 12.3.6, “MSCAN Transmitter Flag Register
Section 12.3.9, “MSCAN Transmitter Message Abort Acknowledge Register
interrupt occurs if enabled. The CPU cannot reset ABTRQx. ABTRQx is reset whenever the associated TXE flag
is set.
0 No abort request
1 Abort request pending
Figure 12-12. MSCAN Transmitter Message Abort Request Register (CANTARQ)
request. See
The CANTIER register is held in the reset state when the initialization mode
is active (INITRQ = 1 and INITAK = 1). This register is writable when not
in initialization mode (INITRQ = 0 and INITAK = 0).
The CANTARQ register is held in the reset state when the initialization
mode is active (INITRQ = 1 and INITAK = 1). This register is writable when
not in initialization mode (INITRQ = 0 and INITAK = 0).
0
0
7
= Unimplemented
Section 12.5.2.2, “Transmit
Table 12-13. CANTARQ Register Field Descriptions
Table 12-12. CANTIER Register Field Descriptions
6
0
0
MC9S08DV60 Series Data Sheet, Rev 3
0
0
5
Structures” for details.
NOTE
NOTE
4
0
0
Description
Description
(CANTFLG)”) and abort acknowledge flags (ABTAK, see
0
0
3
ABTRQ2
(CANTAAK)”) are set and a transmit
2
0
ABTRQ1
Freescale Semiconductor
0
1
ABTRQ0
0
0

Related parts for MC9S08DV32ACLF