ATSAM3S4AA-MU Atmel, ATSAM3S4AA-MU Datasheet - Page 484

• Manufacturer Part Number: ATSAM3S4AA-MU
• Description: IC MCU 32BIT 256KB FLASH 48QFN
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S4AA-MU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 8x10/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

28.5
Figure 28-3. I/O Line Control Logic
484
484
PIO_SCDR
Peripheral C Output Enable
Peripheral D Output Enable
Peripheral A Output Enable
Peripheral B Output Enable
Functional Description
Slow Clock
SAM3S Preliminary
SAM3S Preliminary
Peripheral A Output
Peripheral B Output
Peripheral C Output
Peripheral D Output
System Clock
PIO_DCIFSR[0]
PIO_SCIFSR[0]
PIO_IFSCR[0]
Divider
Clock
PIO_ABCDSR1[0]
PIO_ABCDSR2[0]
The PIO Controller features up to 32 fully-programmable I/O lines. Most of the control logic asso-
ciated to each I/O is represented in
represents but one of up to 32 possible indexes.
1
0
PIO_IFER[0]
PIO_IFDR[0]
Programmable
PIO_OER[0]
PIO_ODR[0]
Debouncing
00
01
10
11
00
01
10
11
PIO_IFSR[0]
Glitch
Filter
or
PIO_OSR[0]
PIO_SODR[0]
PIO_CODR[0]
PIO_PER[0]
PIO_PDR[0]
1
0
PIO_ODSR[0]
PIO_PSR[0]
Resynchronization
D
DFF
Q
Stage
D
PIO_PDSR[0]
DFF
Q
1
0
1
0
Figure
PIO_MDER[0]
PIO_MDDR[0]
DETECTOR
28-3. In this description each signal shown
PIO_IER[31]
PIO_IDR[31]
EVENT
PIO_MDSR[0]
PIO_IER[0]
PIO_IDR[0]
PIO_IMR[31]
PIO_ISR[31]
PIO_IMR[0]
1
0
0
1
PIO_PUDR[0]
PIO_PUER[0]
PIO_ISR[0]
PIO_PUSR[0]
(Up to 32 possible inputs)
6500C–ATARM–8-Feb-11
6500C–ATARM–8-Feb-11
PIO Interrupt
Peripheral C Input
Peripheral A Input
Peripheral B Input
Peripheral D Input
Pad