MRF24J40-I/ML Microchip Technology, MRF24J40-I/ML Datasheet - Page 129

IC TXRX IEEE/ZIGBEE 2.4GHZ 40QFN

MRF24J40-I/ML

Manufacturer Part Number
MRF24J40-I/ML
Description
IC TXRX IEEE/ZIGBEE 2.4GHZ 40QFN
Manufacturer
Microchip Technology
Datasheets

Specifications of MRF24J40-I/ML

Package / Case
40-QFN
Frequency
2.4GHz
Data Rate - Maximum
250kbps
Modulation Or Protocol
802.15.4
Applications
ISM, ZigBee™
Power - Output
0dBm
Sensitivity
-95dBm
Voltage - Supply
2.4 V ~ 3.6 V
Current - Receiving
18mA
Current - Transmitting
18mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Number Of Receivers
1
Number Of Transmitters
1
Wireless Frequency
2.4 GHz
Interface Type
4 Wire SPI
Noise Figure
8 dB
Output Power
+ 0 dBm
Operating Supply Voltage
2.5 V, 3.3 V
Maximum Operating Temperature
85 C
Mounting Style
SMD/SMT
Maximum Supply Current
22 mA
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MRF24J40-I/ML
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
MRF24J40-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
To transmit a secured frame, perform the following steps:
1.
FIGURE 3-21:
2.
3.
TABLE 3-24:
4.
5.
© 2010 Microchip Technology Inc.
None
AES-CTR
AES-CCM-128
AES-CCM-64
AES-CCM-32
AES-CBC-MAC-128
AES-CBC-MAC-64
AES-CBC-MAC-32
TX FIFO
The host processor loads one of the four TX
FIFOs with an IEEE 802.15.4 compliant frame to
be encrypted using the format shown in
Figure 3-21.
Program the corresponding TX FIFO 128-bit
security key into the Security Key FIFO memory
address, as shown in Table 3-23.
Select the security suite for the corresponding
TX FIFO and program the security select bits as
shown in Table 3-23. The security suite
selection values are shown in Table 3-24.
Encrypt and transmit the packet by setting the
Security Enable (TXxSECEN) = 1 and Trigger
(TXxTRIG) bits = 1 for the respective TX FIFO,
as shown in Table 3-23.
Depending on which TX FIFO the secure packet
was transmit from, the status of the transmission
is read as,
Mode
Encryption (Transmit)
MAC Sublayer
Header
Length
(m)
1
SECURITY SUITE
SELECTION VALUE
(m + n)
Length
Frame
1
SECURITY TX FIFO FORMAT
Control
Frame
Security Suite Select Bits
2
(see Table 3-23)
Sequence
Number
1
Header
Header
MHR
m
000
001
010
011
100
101
110
111
Addressing
4 – 20
Fields
Counter
Preliminary
Frame
4
Sequence
Counter
Key
1
TX Normal FIFO – A TXNIF (INTSTAT 0x31<0>) inter-
rupt will be issued. The TXNSTAT (TXSTAT 0x24<0>)
bit indicates the status of the transmission:
TXNSTAT = 0: Transmission was successful
TXNSTAT = 1: Transmission failed, retry count
The number of retries of the most recent transmission
is contained in the TXNRETRY (TXSTAT 0x24<7:6>)
bits. The CCAFAIL (TXSTAT 0x24<5>) bit = 1 indicates
if the failed transmission was due to the channel busy
(CSMA-CA timed out).
TX GTSx FIFO – A TXG1IF (INTSTAT 0x31<1>) or
TXG2IF (INTSTAT 0x31<2>) interrupt will be issued.
The TXG1STAT (TXSTAT 0x24<1>) or TXG2STAT
(TXSTAT 0x24<2>) bit indicates the status of the
transmission:
TXGxSTAT = 1: Transmission was successful
TXGxSTAT = 0: Transmission failed, retry count
The number of retries of the most recent transmission
is
0x1C<7:6>) or TXG2RETRY (TXG2CON 0x1D<7:6>)
bits. The CCAFAIL (TXSTAT 0x24<5>) bit = 1 indicates
if the failed transmission was due to the channel busy
(CSMA-CA timed out). The TXG1FNT (TXSTAT
0x24<3>) or TXG2FNT (TXSTAT 0x24<4>) bit = 1
indicates if TX GTSx FIFO transmission failed due to
not enough time to transmit in the guaranteed time slot.
contained
Data Payload
n
Encrypted Payload
MSDU
n – 5
exceeded
in
exceeded
the
TXG1RETRY
MRF24J40
Integrity
4/8/16
Code
DS39776C-page 129
octets
Fields appended
by TXMAC
MFR
FCS
2
(TXG1CON
octets

Related parts for MRF24J40-I/ML