ADV7183BBSTZ Analog Devices Inc, ADV7183BBSTZ Datasheet
ADV7183BBSTZ
Specifications of ADV7183BBSTZ
Available stocks
Related parts for ADV7183BBSTZ
ADV7183BBSTZ Summary of contents
Page 1
FEATURES Multiformat video decoder supports NTSC-(J, M, 4.43), PAL-(B/D/G/H/I/M/N), SECAM Integrates three 54 MHz, 10-bit ADCs Clocked from a single 27 MHz crystal Line-locked clock-compatible (LLC) Adaptive Digital Line Length Tracking (ADLLT™), signal processing, and enhanced FIFO management give mini- ...
Page 2
ADV7183B TABLE OF CONTENTS Introduction ...................................................................................... 4 Analog Front End ......................................................................... 4 Standard Definition Processor (SDP)........................................ 4 Functional Block Diagram .......................................................... 5 specifications ..................................................................................... 6 Electrical Characteristics............................................................. 6 Video Specifications..................................................................... 7 Timing Specifications .................................................................. 8 Analog Specifications................................................................... 8 Thermal Specifications ...
Page 3
C rystal Load Capacitor Value Selection................................... ypical Circuit Connection ........................................................... REVISION HISTORY 9/05—Rev Rev. B Changes to Table 1 ............................................................................6 Changes to Table 2 ............................................................................7 Changes to Table 3 and Table ...
Page 4
ADV7183B INTRODUCTION The ADV7183B is a high quality, single chip, multiformat video decoder that automatically detects and converts PAL, NTSC, and SECAM standards in the form of composite, S-Video, and component video into a digital ITU-R BT.656 format. The advanced ...
Page 5
FUNCTIONAL BLOCK DIAGRAM OUTPUT FORMATTER Figure 1. Rev Page 5 of 100 ADV7183B ...
Page 6
ADV7183B SPECIFICATIONS ELECTRICAL CHARACTERISTICS VDD VDD otherwise specified. Table Parameter STATIC PERFORMANCE Resolution (each ADC) Integral Nonlinearity ...
Page 7
VIDEO SPECIFICATIONS VDD VDD otherwise specified. Table Parameter NONLINEAR SPECIFICATIONS Differential Phase Differential Gain Luma Nonlinearity NOISE ...
Page 8
ADV7183B TIMING SPECIFICATIONS Guaranteed by characterization VDD operating temperature range, unless otherwise specified. Table Parameter SYSTEM CLOCK AND CRYSTAL Nominal Frequency Frequency Stability PORT SCLK Frequency SCLK ...
Page 9
THERMAL SPECIFICATIONS Table Parameter Junction-to-Case Thermal Resistance Junction-to-Ambient Thermal Resistance (Still Air) 1 Temperature range –40°C to +85°C (0°C to 70°C for ADV7183BKSTZ). MIN MAX 2 The ...
Page 10
ADV7183B ABSOLUTE MAXIMUM RATINGS Table 6. Parameter Rating A to GND 4 V VDD A to AGND 4 V VDD D to DGND 2.2 V VDD P to AGND 2.2 V VDD D to DGND 4 V VDDIO D to ...
Page 11
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS DGND 3 DVDDIO 4 P11 5 P10 DGND 9 DVDD 10 INTRQ 11 SFL DGND 14 DVDDIO ...
Page 12
ADV7183B Table 7. Pin Function Descriptions Pin No. Mnemonic 3, 9, 14, 31, 71 DGND 39, 40, 47, 53, 56 AGND 4, 15 DVDDIO 10, 30, 72 DVDD 50 AVDD 38 PVDD 42, 44, 46, 58, 60, AIN1 to AIN12 ...
Page 13
ANALOG FRONT END ANALOG INPUT MUXING The ADV7183B has an integrated analog muxing section that allows more than one source of video signal to be connected to the decoder. F igure 6 outlines the overall structure of the input 1 ...
Page 14
ADV7183B SET INSEL[3:0] FOR REQUIRED MUXING CONFIGURATION Table 8. Input Channel Switching Using INSEL[3:0] Description INSEL[3:0] Analog Input Pins 0000 (default) CVBS1 = AIN1 0001 CVBS2 = AIN2 0010 CVBS3 = AIN3 0011 CVBS4 = AIN4 0100 CVBS5 = AIN5 ...
Page 15
MANUAL INPUT MUXING By accessing a set of manual override muxing registers, the analog input muxes of the ADV7183B can be controlled directly. This is referred to as manual input muxing. Manual input muxing overrides other input muxing control bits, ...
Page 16
ADV7183B GLOBAL CONTROL REGISTERS Register control bits listed in this section affect the whole chip. POWER-SAVE MODES Power-Down PDBP, Address 0x0F[2] The digital core of the ADV7183B can be shut down by using the PWRDN pin and the PWRDN bit ...
Page 17
GLOBAL PIN CONTROL Three-State Output Drivers TOD, Address 0x03[6] This bit allows the user to three-state the output drivers of the ADV7183B. Upon setting the TOD bit, the P15 to P0, HS, VS, FIELD, and SFL pins are three-stated. The ...
Page 18
ADV7183B Drive Strength Selection (Clock) DR_STR_C[1:0] Address 0xF4[3:2] The DR_STR_C[1:0] bits can be used to select the strength of the clock signal output driver (LLC pin). For more information, refer to the D rive Strength Selection (Sync) and the 1 ...
Page 19
GLOBAL STATUS REGISTERS Four registers provide summary information about the video decoder. The IDENT register allows the user to identify the revision code of the ADV7183B. The three other registers contain status bits regarding IC operation. IDENTIFICATION IDENT[7:0] Address 0x11[7:0] ...
Page 20
ADV7183B STANDARD DEFINITION PROCESSOR (SDP) STANDARD DEFINITION PROCESSOR MACROVISION DETECTION DIGITIZED CVBS LUMA DIGITIZED Y (YC) DIGITAL FINE CLAMP DIGITIZED CVBS CHROMA DIGITIZED C (YC) DIGITAL CHROMA FINE DEMOD CLAMP F SC RECOVERY A block diagram of the ADV7183B’s standard ...
Page 21
SYNC PROCESSING The ADV7183B extracts syncs embedded in the video data stream. There is currently no support for external HS/VS inputs. The sync extraction has been optimized to support imperfect video sources such as VCRs with head switches. The actual ...
Page 22
ADV7183B AD_SECAM_EN Enable Autodetection of SECAM, Address 0x07[6] Setting AD_SECAM_EN to 0 disables the autodetection of SECAM. Setting AD_SECAM_EN to 1 (default) enables the detection. AD_N443_EN Enable Autodetection of NTSC 443, Address 0x07[5] Setting AD_N443_EN to 0 disables the autodetection ...
Page 23
SRLS Select Raw Lock Signal, Address 0x51[6] Using the SRLS bit, the user can choose between two sources for determining the lock status (per Bits[1:0] in the Status 1 register). • The time_win signal is based on a line-to-line evaluation ...
Page 24
ADV7183B SD_SAT_Cr[7:0] SD Saturation Cr Channel, Address 0xE4[7:0] This register allows the user to control the gain of the Cr channel only. The user can adjust the saturation of the picture. Table 24. SD_SAT_Cr Function SD_SAT_Cr[7:0] Description 0x80 (default) Gain ...
Page 25
DEF_VAL_EN Default Value Enable, Address 0x0C[0] This bit forces the use of the default values for Y, Cr, and Cb. Refer to the descriptions for DEF_Y and DEF_C for additional information. In this mode, the decoder also outputs a stable ...
Page 26
ADV7183B 2 The following sections describe the I C signals that can be used to influence the behavior of the clamps on the ADV7183B. Previous revisions of the ADV7183B had controls (FACL/FICL, fast and fine clamp length) to allow configuration ...
Page 27
Y-Shaping Filter For input signals in CVBS format, the luma shaping filters play an essential role in removing the chroma component from a composite signal. Y/C separation must aim for best possible crosstalk reduction while still retaining as much bandwidth ...
Page 28
ADV7183B BAD AUTO SELECT LUMA SHAPING FILTER TO COMPLEMENT COMB Table 30. YSFM Function YSFM[4:0] Description 0'0000 Automatic selection including a wide notch response (PAL/NTSC/SECAM) 0'0001 (default) Automatic selection including a narrow notch response (PAL/NTSC/SECAM) 0'0010 SVHS 1 0'0011 SVHS ...
Page 29
The filter plots in F igure 12 show the S-VHS 1 (narrowest S-VHS 18 (widest) shaping filter settings. PAL notch filter responses. The NTSC-compatible notches are shown in F igure 15 ...
Page 30
ADV7183B CSFM[2:0] C- Shaping Filter Mode, Address 0x17[7] The C-shaping filter mode bits allow the user to select from a range of low-pass filters, SH1 to SH5 and wideband mode for the chrominance signal. The autoselection options automa- tically select ...
Page 31
Table 33. AGC Modes Input Video Type Luma Gain Any Manual gain luma CVBS Dependent on horizontal sync depth Peak white Y/C Dependent on horizontal sync depth Peak white YPrPb Dependent on horizontal sync depth Luma Gain LAGC[2:0] Luma Automatic ...
Page 32
ADV7183B For example, program the ADV7183B into manual fixed gain mode with a desired gain of 0.89. 1. Use Equation 1 to convert the gain: 0.89 × 2048 = 1822.72 2. Truncate to integer value: 1822.72 = 1822 3. Convert ...
Page 33
CG[11:0] Chroma Gain, Address 0x2D[3:0]; Address 0x2E[7:0] CMG[11:0] Chroma Manual Gain, Address 0x2D[3:0]; Address 0x2E[7:0] Chroma Gain[11: dual-function register. If written to, a desired manual chroma gain can be programmed. This gain becomes active if the CAGC[1:0] mode ...
Page 34
ADV7183B The chroma transient improvement block examines the input video data. It detects transitions of chroma and can be programmed to steepen the chroma edges in an attempt to artificially restore lost color bandwidth. The CTI block, however, operates only ...
Page 35
COMB FILTERS The comb filters of the ADV7183B have been greatly improved to automatically handle video of all types, standards, and levels of quality. The NTSC and PAL configuration registers allow the user to customize comb filter operation, depending on ...
Page 36
ADV7183B PAL Comb Filter Settings Used for PAL-B/G/H/I/D, PAL-M, PAL-Combination N, PAL60 and NTSC443 CVBS inputs. PSFSEL[1:0] Split Filter Selection PAL, Address 0x19[1:0] The PSFSEL[1:0] control selects how much of the overall signal bandwidth is fed to the combs. A ...
Page 37
AV CODE INSERTION AND CONTROLS 2 This section describes the I C based controls that affect: • Insertion of AV codes into the data stream • Data blanking during the vertical blank interval (VBI) • The range of data values ...
Page 38
ADV7183B BL_C_VBI Blank Chroma During VBI, Address 0x04[2] Setting BL_C_VBI high, the Cr and Cb values of all VBI lines are blanked. This is done so any data that arrives during VBI is not decoded as color and output through ...
Page 39
SYNCHRONIZATION OUTPUT SIGNALS HS Configuration The following controls allow the user to configure the behavior of the HS output pin only: • Beginning of HS signal via HSB[10:0] • End of HS signal via HSE[10:0] • Polarity of HS using ...
Page 40
ADV7183B VS and FIELD Configuration The following controls allow the user to configure the behavior of the VS and FIELD output pins and to generate embedded AV codes: • ADV encoder-compatible signals via NEWAVMODE • PVS, PF • HVSTIM • ...
Page 41
When PVS active low. PF Polarity FIELD, Address 0x37[3] The polarity of the FIELD pin can be inverted using the PF bit. When (default), FIELD is active high. When FIELD ...
Page 42
ADV7183B Table 56. Recommended User Settings for NTSC (See Register 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0xE5 0xE6 0xE7 1 NVBEGSIGN ADVANCE BEGIN OF VSYNC BY NVBEG[4:0] NOT VALID FOR USER PROGRAMMING ODD FIELD? YES NVBEGDELO ...
Page 43
NVENDSIGN ADVANCE END OF VSYNC BY NVEND[4:0] NOT VALID FOR USER PROGRAMMING ODD FIELD? YES NVENDDELO ADDITIONAL DELAY BY 1 LINE VSEHO ADVANCE BY 0.5 LINE VSYNC END Figure 24. NTSC Vsync End ...
Page 44
ADV7183B NFTOG[4:0] NTSC Field Toggle, Address 0xE7[4:0] The default value of NFTOG is 00011, indicating the NTSC Field toggle position. For all NTSC/PAL Field timing controls, both the F bit in the AV code and the Field signal on the ...
Page 45
PVBEGSIGN ADVANCE BEGIN OF VSYNC BY PVBEG[4:0] NOT VALID FOR USER PROGRAMMING ODD FIELD? YES PVBEGDELO ADDITIONAL DELAY BY 1 LINE VSBHO ADVANCE BY 0.5 LINE VSYNC BEGIN Figure 28. PAL Vsync Begin ...
Page 46
ADV7183B PVENDSIGN PAL Vsync End Sign, Address 0xE9[5] Setting PVENDSIGN to 0 (default) delays the end of Vsync. Set for user manual programming. Setting PVENDSIGN to 1 advances the end of Vsync. Not recommended for user programming. PVEND[4:0] PAL Vsync ...
Page 47
VBI DATA DECODE The following low data rate VBI signals can be decoded by the ADV7183B: • Wide screen signaling (WSS) • Copy generation management systems (CGMS) • Closed captioning (CCAP) • EDTV • Gemstar 1×- and 2×-compatible data recovery ...
Page 48
ADV7183B Wide Screen Signaling Data WSS1[7:0], Address 0x91[7:0], WSS2[7:0], Address 0x92[7:0] F igure 31 shows the bit correspondence between the analog video waveform and the WSS1/WSS2 registers. WSS2[7:6] are undetermined and should be masked out by ...
Page 49
CGMS Data Registers CGMS1[7:0], Address 0x96[7:0], CGMS2[7:0], Address 0x97[7:0], CGMS3[7:0], Address 0x98[7:0] F igure 33 shows the bit correspondence between the analog video waveform and the CGMS1/CGMS2/CGMS3 registers. CGMS3[7:4] are undetermined and should be masked out ...
Page 50
ADV7183B Letterbox Detection Incoming video signals may conform to different aspect ratios (16:9 wide screen of 4:3 standard). For certain transmissions in the wide screen format, a digital sequence (WSS) is transmitted with the video signal WSS sequence ...
Page 51
The recovered data is not available through I into the horizontal blanking period of an ITU-R BT656-com- patible data stream. The data format is intended to comply with the recommendation by the International Telecommunications Union, ITU-R BT.1364. For more information, ...
Page 52
ADV7183B Table 65. Data Byte Allocation Raw Information Bytes 2× Retrieved from the Video Line Gemstar Bit Names • DID. The data identification value is 0x140 (10-bit value). Care has been taken ...
Page 53
Table 66. Gemstar 2× Data, Half-Byte Mode Byte D[9] D[ ...
Page 54
ADV7183B Table 69. Gemstar 1× Data, Full-Byte Mode Byte D[9] D[ ...
Page 55
NTSC CCAP Data Half-byte output mode is selected by setting CDECAD = 0; the full-byte mode is enabled by CDECAD = 1. See the G DECAD Gemstar Decode Ancillary Data Format Address 0x4C[0] section. The data ...
Page 56
ADV7183B GDECEL[15:0] Gemstar Decoding Even Lines, Address 0x48[7:0]; Address 0x49[7:0] The 16 bits of the GDECEL[15:0] are interpreted as a collection of 16 individual line decode enable signals. Each bit refers to a line of video in an even field. ...
Page 57
Table 75. PAL Line Enable Bits and Corresponding Line Numbering Line Number Line[3:0] (ITU-R BT.470) Enable Bit 12 8 GDECOL[ GDECOL[ GDECOL[ GDECOL[ GDECOL[ GDECOL[ GDECOL[ ...
Page 58
ADV7183B Interrupt Request Output Operation When an interrupt event occurs, the interrupt pin INTRQ goes low with a programmable duration given by INTRQ_DUR_SEL[1:0] INTRQ_DURSEL[1:0], Interrupt Duration Select Address 0x40 (Interrupt Space)[7:6] Table 76. INTRQ_DUR_SEL INTRQ_DURSEL[1:0] Description 00 (default) 3 Xtal ...
Page 59
PIXEL PORT CONFIGURATION The ADV7183B has a very flexible pixel port that can be confi- gured in a variety of formats to accommodate downstream ICs. T able 79 and T able 80 summarize the various functions that the 2 5 ...
Page 60
ADV7183B MPU PORT DESCRIPTION 2 The ADV7183B supports a 2-wire (I C-compatible) serial inter- face. Two inputs, serial data (SDA) and serial clock (SCLK), carry information between the ADV7183B and the system I master controller. Each slave device is recognized ...
Page 61
REGISTER ACCESSES The MPU can write to or read from most of the ADV7183B’s registers, except the registers that are read only or write only. The subaddress register determines which register the next read or write operation accesses. All communications ...
Page 62
ADV7183B IP2PC REGISTER MAPS Table 82. Common and Normal (Page 1) Register Map Details Register Name Input Control Video Selection Reserved Output Control Extended Output Control Reserved Reserved Autodetect Enable Contrast Reserved Brightness Hue Default Value Y Default Value C ...
Page 63
Register Name Reserved Resample Control Reserved Gemstar Ctrl 1 Gemstar Ctrl 2 Gemstar Ctrl 3 Gemstar Ctrl 4 GemStar Ctrl 5 CTI DNR Ctrl 1 CTI DNR Ctrl 2 Reserved CTI DNR Ctrl 4 Lock Count Reserved Free-Run Line Length ...
Page 64
ADV7183B Register Name Drive Strength Reserved IF Comp Control VS Mode Control Table 83. Common and Normal (Page 1) Register Map Bit Names Register Name Bit 7 Bit 6 Input Control VID_SEL.3 VID_SEL.2 Video Selection ENHSPLL Reserved Output Control VBI_EN ...
Page 65
Register Name Bit 7 Bit 6 Reserved Resample Control SFL_INV Reserved Gemstar Ctrl 1 GDECEL.15 GDECEL.14 Gemstar Ctrl 2 GDECEL.7 GDECEL.6 Gemstar Ctrl 3 GDECOL.15 GDECOL.14 Gemstar Ctrl 4 GDECOL.7 GDECOL.6 Gemstar Ctrl 5 CTI DNR Ctrl 1 CTI DNR ...
Page 66
ADV7183B REGISTER MAP DETAILS P P The following registers are located in the Common I Table 84. Interrupt (Page 2) Register Map Bit Names Subaddress Register Reset Name Value rw Dec Hex Interrupt 0001 rw 64 0x40 ...
Page 67
Table 85. Interrupt Register Map Details Subaddress Register Bit Description 0x40 Interrupt INTRQ_OP_SEL[1:0]. Config 1 Interrupt Drive Level Select Register Access MPU_STIM_INTRQ[1:0]. Page 2 Manual Interrupt Set Mode Reserved MV_INTRQ_SEL[1:0]. Macrovision Interrupt Select INTRQ_DUR_SEL[1:0]. Interrupt Duration Select 0x41 Reserved 0x42 ...
Page 68
ADV7183B Subaddress Register Bit Description 0x44 Interrupt SD_LOCK_MSKB Mask 1 SD_UNLOCK_MSKB Read/Write Register Reserved Reserved Register Reserved Access SD_FR_CHNG_MSKB Page 2 MV_PS_CS_MSKB Reserved 0x45 Reserved 0x46 Interrupt CCAPD_Q Status 2 Read Only Register GEMD_Q Register Access Page 2 CGMS_CHNGD_Q WSS_CHNGD_Q ...
Page 69
Subaddress Register Bit Description 0x48 Interrupt CCAPD_MSKB Mask 2 GEMD_MSKB Read/Write CGMS_CHNGD_MSKB Register Access WSS_CHNGD_MSKB Page 2 Reserved Reserved Reserved MPU_STIM_INTRQ_MSKB 0x49 Raw SD_OP_50Hz Status 3 SD 60/50Hz frame rate at output SD_V_LOCK Read Only Register SD_H_LOCK Register Access Page ...
Page 70
ADV7183B Subaddress Register Bit Description 0x4B Interrupt SD_OP_CHNG_CLR Clear 3 SD_V_LOCK_CHNG_CLR Write Only Register SD_H_LOCK_CHNG_CLR Register SD_AD_CHNG_CLR Access Page 2 SCM_LOCK_CHNG_CLR PAL_SW_LK_CHNG_CLR Reserved Reserved 0x4C Interrupt SD_OP_CHNG_MSKB Mask 2 SD_V_LOCK_CHNG_ MSKB Read/Write Register SD_H_LOCK_CHNG_ MSKB Register Access Page 2 SD_AD_CHNG_ ...
Page 71
The following registers are located in the Common I Table 86. Interrupt Register Map Details Subaddress Register Bit Description 0x00 Input INSEL[3:0]. The INSEL bits allow the Control user to select an input channel as well as the input format. ...
Page 72
ADV7183B Subaddress Register Bit Description 0x01 Video Reserved Selection ENVSPROC Reserved BETACAM ENHSPLL Reserved 0x03 Output SD_DUP_AV. Duplicates the AV Control codes from the luma into the chroma path. Reserved OF_SEL[3:0]. Allows the user to choose from a set of ...
Page 73
Subaddress Register Bit Description 0x07 Autodetect AD_PAL_EN. PAL B/G/I/H autodetect Enable enable. AD_NTSC_EN. NTSC autodetect enable. AD_PALM_EN. PAL M autodetect enable. AD_PALN_EN. PAL N autodetect enable. AD_P60_EN. PAL60 autodetect enable. AD_N443_EN. NTSC443 autodetect enable. AD_SECAM_EN. SECAM autodetect enable. AD_SEC525_EN. SECAM ...
Page 74
ADV7183B Subaddress Register Bit Description Power 0x0F Reserved Management PDBP. Power-down bit priority selects between PWRDN bit or PIN. Reserved PWRDN. Power-down places the decoder in a full power-down mode. Reserved RES. Chip reset loads all I default values. 0x10 ...
Page 75
Subaddress Register Bit Description 0x15 Digital Reserved Clamp DCT[1:0]. Digital clamp timing Control 1 determines the time constant of the digital fine clamp circuitry. Reserved 0x17 Shaping YSFM[4:0]. Selects Y-Shaping Filter Filter mode when in CVBS only mode. Control Allows ...
Page 76
ADV7183B Subaddress Register Bit Description 0x18 Shaping WYSFM[4:0]. Wideband Y shaping Filter filter mode allows the user to select Control 2 which Y shaping filter is used for the Y component of Y/C, YPbPr, B/W input signals also ...
Page 77
Subaddress Register Bit Description 0x27 Pixel Delay LTA[1:0]. Luma timing adjust allows Control the user to specify a timing difference between chroma and luma samples. Reserved CTA[2:0]. Chroma timing adjust allows a specified timing difference between the luma and chroma ...
Page 78
ADV7183B Subaddress Register Bit Description 0x2D Chroma CMG[11:8]. Chroma manual gain can Gain be used to program a desired Control 1 manual chroma gain. Reading back from this register in AGC mode gives the current gain. Reserved CAGT[1:0]. Chroma automatic ...
Page 79
Subaddress Register Bit Description 0x34 HS Position HSE[10:8]. HS end allows the Control 1 positioning of the HS output within the video line. Reserved HSB[10:8]. HS begin allows the positioning of the HS output within the video line. Reserved 0x35 ...
Page 80
ADV7183B Subaddress Register Bit Description 0x39 PAL Comb YCMP[2:0]. Luma Comb mode, PAL. Control CCMP[2:0]. Chroma Comb mode, PAL. CTAPSP[1:0]. Chroma comb taps, PAL. 0x3A Reserved PWRDN_ADC_2. Enables power- down of ADC2. PWRDN_ADC_1. Enables power- down of ADC1. PWRDN_ADC_0. Enables ...
Page 81
Subaddress Register Bit Description 0x41 Resample Reserved Control SFL_INV. Controls the behavior of the PAL switch bit. Reserved 0x48 Gemstar GDECEL[15:8]. See the Comments Control 1 column. 0x49 Gemstar GDECEL[7:0]. See Comments Control 2 column. 0x4A Gemstar GDECOL[15:8]. See the ...
Page 82
ADV7183B Subaddress Register Bit Description 0x51 Lock CIL[2:0]. Count-into-lock determines Count the number of lines the system must remain in lock before showing a locked status. COL[2:0]. Count-out-of-lock determines the number of lines the system must remain out-of-lock before showing ...
Page 83
Subaddress Register Bit Description 0x97 CGMS2 CGMS2[7:0] (Read Only) CGMS data register. 0x98 CGMS3 CGMS3[7:0] (Read Only) CGMS data register. 0x99 CCAP1 CCAP1[7:0] (Read Only) Closed caption data register. 0x9A CCAP2 CCAP2[7:0] (Read Only) Closed caption data register. 0x9B Letterbox ...
Page 84
ADV7183B Subaddress Register Bit Description 0xC3 ADC ADC0_SW[3:0]. Manual muxing SWITCH 1 control for ADC0. ADC1_SW[3:0]. Manual muxing control for ADC1. 0xC4 ADC ADC2_SW[3:0]. Manual muxing SWITCH 2 control for ADC2. Reserved ADC_SW_MAN_EN. Enable manual setting of the input signal ...
Page 85
Subaddress Register Bit Description 0xDC Letterbox LB_TH[4:0]. Sets the threshold Control 1 value that determines if a line is black. Reserved 0xDD Letterbox LB_EL[3:0]. Programs the end line Control 2 of the activity window for LB detection (end of field). ...
Page 86
ADV7183B Subaddress Register Bit Description 0xE7 NTSC F Bit NFTOG[4:0]. Number of lines after Toggle l rollover to toggle F signal. COUNT NFTOGSIGN NFTOGDELE. Delay F transition by one line relative to NFTOG (even field). NFTOGDELO. Delay F transition by ...
Page 87
Subaddress Register Bit Description 0xF4 Drive DR_STR_S[1:0]. Select the drive Strength strength for the sync output signals. DR_STR_C[1:0]. Select the drive strength for the clock output signal. DR_STR[1:0]. Select the drive strength for the data output signals. Can be increased ...
Page 88
ADV7183B PROGRAMMING EXAMPLES EXAMPLES IN THIS SECTION USE A 28 MHz CLOCK. Mode 1 CVBS Input (Composite Video on AIN5) All standards are supported through autodetect, 8-bit, 4:2:2, ITU-R BT.656 output on P15 to P8. Table 87. ...
Page 89
Mode 2 S-Video Input (Y on AIN1 and C on AIN4) All standards are supported through autodetect, 8-bit, ITU-R BT.656 output on P15 to P8. Table 88. Mode 2 S-Video Input Register Address Register Value 0x00 0x06 0x15 0x00 0x3A ...
Page 90
ADV7183B Mode 3 525i/625i YPrPb Input (Y on AIN2 AIN3, and PR on AIN6) All standards are supported through autodetect, 8-bit, ITU-R BT.656 output on P15 to P8. Table 89. Mode 3 YPrPb Input 525i/625i Register Address Register ...
Page 91
Mode 4 CVBS Tuner Input PAL Only on AIN4 8-bit, ITU-R BT.656 output on P15 to P8. Table 90. Mode 4 Tuner Input CVBS PAL Only Register Address Register Value 0x00 0x83 0x07 0x01 0x15 0x00 0x17 0x41 0x1D 0x40 ...
Page 92
ADV7183B EXAMPLES USING 27 MHz CLOCK Mode 1 CVBS Input (Composite Video on AIN5) All standards are supported through autodetect, 8-bit, 4:2:2, ITU-R BT.656 output on P15 to P8. Table 91. Mode 1 CVBS Input Register Address Register Value 0x00 ...
Page 93
Mode 3 525i/625i YPrPb Input (Y on AIN2 AIN3, and PR on AIN6) All standards are supported through autodetect, 8-bit, ITU-R BT.656 output on P15 to P8. Table 93. Mode 3 YPrPb Input 525i/625i Register Address Register Value ...
Page 94
ADV7183B PCB LAYOUT RECOMMENDATIONS The ADV7183B is a high precision, high speed, mixed-signal device. To achieve the maximum performance from the part important to have a PCB board with a good layout. This section provides guidelines for designing ...
Page 95
ANTIALIASING FILTERS For inputs from some video sources that are not bandwidth limited, signals outside the video band can alias back into the video band during A/D conversion and appear as noise on the output video. The ADV7183B oversamples the ...
Page 96
ADV7183B TYPICAL CIRCUIT CONNECTION F igure 45 and F igure 46 show examples of how to connect the ADV7183B video decoder. For a detailed schematic diagram for the ADV7183B, refer to the ...
Page 97
DVDDIO PVDD DVDD AGND DGND S-VIDEO ANTI-ALIAS FILTER CIRCUIT ANTI-ALIAS FILTER CIRCUIT ANTI-ALIAS Y FILTER CIRCUIT ANTI-ALIAS Pr FILTER CIRCUIT ANTI-ALIAS Pb FILTER CIRCUIT ANTI-ALIAS CBVS FILTER CIRCUIT RECOMMENDED ANTI-ALIAS FILTER CIRCUIT IS SHOWN IN FIGURE 45 ON THE PREVIOUS ...
Page 98
... F 2 ADV7183BKSTZ 0°C to +70° ADV7183BBSTZ –40°C to +85° EVAL-ADV7183BEB 1 The ADV7183B is a Pb-free, environmentally friendly product manufactured using the most up-to-date materials and processes. The coating on the leads of each device is 100% pure Sn electroplate. The device is suitable for Pb-free applications and can withstand surface-mount soldering 255°C (±5°C). In addition, the ADV71893B is backward-compatible with conventional SnPb soldering processes. This means the electroplated Sn coating can be soldered with Sn/Pb solder pastes at conventional reflow temperatures of 220° ...
Page 99
NOTES Rev Page 99 of 100 ADV7183B ...
Page 100
ADV7183B NOTES 2 Purchase of licensed I C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I Rights to use these components system, ...