LSISAS1068 LSI, LSISAS1068 Datasheet - Page 5

no-image

LSISAS1068

Manufacturer Part Number
LSISAS1068
Description
Manufacturer
LSI
Datasheet

Specifications of LSISAS1068

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSISAS1068 B0
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
LSISAS1068 B0
Quantity:
60
Part Number:
LSISAS1068 B1
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068B0
Manufacturer:
NS
Quantity:
4 400
Part Number:
LSISAS1068BO
Manufacturer:
ALTERA
0
Part Number:
LSISAS1068E
Manufacturer:
LSI
Quantity:
1 049
Company:
Part Number:
LSISAS1068E
Quantity:
215
Part Number:
LSISAS1068E B2
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3/62095D2
Manufacturer:
LSI
Quantity:
20 000
Conventions Used in This Manual
Revision History
Revision
Advance Version 0.2
Advance Version 0.3
Version 1.0
Version 2.0
Version 2.1
The word assert means to drive a signal true or active. The word
deassert means to drive a signal false or inactive. Signals that are active
LOW end with a “/.”
Hexadecimal numbers are indicated by the prefix “0x” —for example,
0x32CF. Binary numbers are indicated by the prefix “0b” —for example,
0b0011.0010.1100.1111.
Preface
Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.
Date
7/2004
7/2004
1/2005
2/2005
10/2005 Final Release. Updated the External Memory Timing Diagrams
Remarks
Initial release of document.
Pin AC6 changed in Figure 5.4.
Preliminary Release. Modified text regarding IM and IS drive sup-
port (page 1-4); identified throughout the Manual that the
LSISAS1068 PCI interface is not tolerant of 5V PCI; corrected
typo on page 3-2 regarding 636 Ball Grid Array; changed accu-
racy requirement for Reference Clock signal to +/- 50ppm (Table
3.9); corrected typo in Mode Select bus description (Table 3.13)
to “0b000000”; corrected two typos in value of Subsystem ID reg-
ister to 0x9000 (pages 4-13 and 4-14); added statement “The
LSISAS1068 sets this register to 0x0A...” to Maximum Latency
register description (page 4-17); updated Write I/O Key descrip-
tion (page 4-34) to include an additional write of “0x00FF” at
beginning of sequence; updated Operating Conditions (Table 5-2);
provided GigaBlaze
External Memory Timing Diagrams (Section 5.3). Various addi-
tional editorial changes throughout document.
Final Release. Added references to Philips I
Serial GPIO bus specifications on page iv. Clarified support for
SAS and SATA features in Section 1.1. Changed description of
MAD[29] in Table 3.16 to “Reserved”. Changed ESD specification
in Table 5.2 from TBD to 2000 V.
and clarified NC vs. Reserved pins. Also removed references to
Serial EEPROM as this device does not support it.
Updated the ACTIVE_LED[3:0]/ and FAULT_LED[3:0]/ pinouts.
®
characteristics (Tables 5.3 to 5.5); provided
2
C and SFF-8485
v

Related parts for LSISAS1068