PNX1302EH NXP Semiconductors, PNX1302EH Datasheet - Page 131
PNX1302EH
Manufacturer Part Number
PNX1302EH
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1302EH.pdf
(548 pages)
Specifications of PNX1302EH
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PNX1302EH
Manufacturer:
NXP
Quantity:
201
Part Number:
PNX1302EH
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
PNX1302EH,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
PNX1302EH/G
Manufacturer:
NXP
Quantity:
5 510
Part Number:
PNX1302EH/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
- Current page: 131 of 548
- Download datasheet (6Mb)
Philips Semiconductors
7.16.5
As shown in
troduced in the PNX1300, as follows.
• EVO_MASK and EVO_KEY — used in chroma key
• EVO_CLIP — provides programmable clipping (see
Table 7-10. EVO-Related MMIO Registers Fields
7.17
As described in
video-refresh or data-transfer modes. The DSPCPU
starts the EVO by setting the appropriate VO MMIO reg-
isters and the appropriate EVO MMIO registers.
VO_CTL. MODE must be set to the appropriate transfer
mode, appropriate addresses, address offsets, and im-
age timing registers and the associated control bits in the
control register must be set. Lastly, software sets
VO_CTL. VO_ENABLE to begin EVO operation. The
EVO transfers the image, data, or message as com-
manded. In video-refresh and data-streaming modes,
the EVO runs continuously. In message-passing mode,
the EVO runs only until the message has been trans-
ferred.
The EVO unit is reset by a PNX1300 hardware reset, or
by a software reset, as described in
SET bit.
The VO_CLK signal is normally set as an output to drive
the data transfer for all modes at a programmable rate.
The VO_CLK signal can be an input or output, as con-
trolled
CLKOUT = 1, VO_CLK is an output, and its frequency is
set
CLKOUT = 0, VO_CLK is an input and the EVO gener-
ates data at the clock rate of the sender.
In video-refresh modes, the EVO receives or generates
horizontal and frame synchronization signals on the
EVO_MASK
EVO_CLIP
EVO_KEY
EVO_SLVDLY
(see
Section
Register
by
Section
ENHANCED VIDEO OUT OPERATION
by
EVO-Related Registers
the
7.15.3).
Figure
the
Section
7.15.2).
VO_CLOCK
LOWER_CLIPY
MASK_Y
MASK_UV
HIGHER_CLIPY
LOWER_CLIPUV
HIGHER_CLIPUV
KEY_Y
KEY_U
KEY_V
7-30, four additional registers are in-
VO_CTL.
7.14, the EVO operates in either
Field
register
CLKOUT
Table 7-7
This 4-bit value is used to mask the four lower bits of the overlay Y component during
the chroma key process. Example: Setting MASK_Y to ‘1’ will eliminate the influence of
the LSB of KEY_Y in the keying process.
This 4-bit value is used to mask the four lower bits of the overlay U and V components
during the chroma key process. Example: Setting MASK_UV to ‘1’ will eliminate the
influence of the LSB of KEY_U and KEY_V in the keying process.
A Y value lower or equal to LOWER_CLIPY is forced to LOWER_CLIPY. Default: 16.
A Y value higher or equal to HIGHER_CLIPY is forced to HIGHER_CLIPY. Default: 235.
An U or Y value less than or equal to LOWER_CLIPUV is forced to LOWER_CLIPUV.
Default: 16.
An U or and an V value higher than or equal to HIGHER_CLIPUV is forced to
HIGHER_CLIPUV. Default: 240.
Value compared to the Y component of the overlay for chroma keying.
Value compared to the U component of the overlay for chroma keying.
Value compared to the V component of the overlay for chroma keying.
Number of VO_CLK cycles of internal delay for VO_IO2 in Genlock mode.
value.
bit.
for the RE-
When
When
• EVO_SLVDLY — used in Genlock mode (see
These registers are shown in
ister fields are shown in
To ensure compatibility with future devices, any unde-
fined MMIO bits should be ignored when read, and writ-
ten as ‘0’s.
VO_IO1
Section
7.17.1
In video-refresh mode, the EVO transfers an image from
SDRAM to the EVO port. The VO_CTL. MODE field de-
fines the video image memory data format and deter-
mines whether the EVO is to perform horizontal upscal-
ing (see
data in YUV 4:2:2 co-sited, YUV 4:2:2 interspersed and
YUV 4:2:0 formats, and generates a CCIR 656-compati-
ble, YUV 4:2:2 co-sited image output stream. Scaling is
identified by the YUV-1× and YUV-2× modes. In YUV-1×
modes, luminance and chrominance pass unmodified. In
YUV-2× modes, luminance and chrominance are hori-
zontally upscaled by a factor of two.
During video refresh, the VO_STATUS. YTR bit is set
when
Y_THRESHOLD value. When an image field has been
transferred, the VO_STATUS. BFR1_EMPTY bit is set.
The DSPCPU is interrupted when either the YTR or
BFR1_EMPTY flag is set and its corresponding interrupt
is enabled. To maintain continuous transfer of image
fields, the DSPCPU supplies new pointers for the next
field following each BFR1_EMPTY interrupt. If the
DSPCPU does not supply new pointers before the next
field, the URUN bit is set, and the EVO uses the same
pointer values until they are updated.
PRELIMINARY SPECIFICATION
Section
7.9.4.
the
Table
Video Refresh Modes
and
7.10).
Description
Image
7-5). The EVO accepts memory image
VO_IO2
Line
Table
lines,
Figure
7-10.
Counter
Enhanced Video Out
as
7-30, and their reg-
described
reaches
7-21
the
in
Related parts for PNX1302EH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: