EP2AGX95EF29C4N Altera, EP2AGX95EF29C4N Datasheet - Page 70

• Manufacturer Part Number: EP2AGX95EF29C4N
• Description: IC ARRIA II GX FPGA 95K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX95EF29C4N

• Number Of Logic Elements/cells: 89178
• Number Of Labs/clbs: 3747
• Total Ram Bits: 6679
• Number Of I /o: 372
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 93674
• # I/os (max): 372
• Frequency (max): 500MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 93674
• Ram Bits: 7025459.2
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

3–24
Figure 3–25. M9K and M144K Mixed Port Read During Write: Old Data Mode
Figure 3–26. M9K and M144K Mixed-Port Read-During-Write: Don’t Care Mode
Arria II Device Handbook Volume 1: Device Interfaces and Integration
q_b_(asynch)
q_b_(asynch)
address_a
address_b
address_a
address_b
clk_a&b
byteena
clk_a&b
byteena
data_a
data_a
wrena
wrena
rdenb
rdenb
Figure 3–25
behavior in old data mode.
Figure 3–26
behavior for don’t care mode in M9K and M144K blocks.
Mixed-port read-during-write is not supported when two different clocks are used in
a dual-port RAM. The output value is unknown during a dual-clock mixed-port
read-during-write operation.
shows a sample functional waveform of mixed-port read-during-write
shows a sample functional waveform of mixed-port read-during-write
AAAA
AAAA
11
11
A0 (old data)
BBBB
BBBB
01
01
A0
A0
A0
A0
AAAA
CCCC
CCCC
10
XXXX (unknown data)
10
AABB
DDDD
DDDD
A1(old data)
Chapter 3: Memory Blocks in Arria II Devices
EEEE
EEEE
11
A1
A1
11
A1
A1
DDDD
December 2010 Altera Corporation
FFFF
FFFF
EEEE
Design Considerations