PCI9030-AA60BI PLX Technology, PCI9030-AA60BI Datasheet - Page 146
PCI9030-AA60BI
Manufacturer Part Number
PCI9030-AA60BI
Description
Peripheral Drivers & Components (PCIs) 32-bit 33MHz PCI v.2.2-compliant
Manufacturer
PLX Technology
Specifications of PCI9030-AA60BI
Package / Case
FPBGA-180
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Lead Free Status / Rohs Status
No RoHS Version Available
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCI9030-AA60BI
Manufacturer:
PLX
Quantity:
250
Company:
Part Number:
PCI9030-AA60BI F
Manufacturer:
FUJI
Quantity:
4 300
Company:
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
1 400
Company:
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
246
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
20 000
Section 10
Registers
Register 10-55. (CS2BASE; 44h) Chip Select 2 Base Address
Notes:
multiplexed pin is enabled by configuring GPIOC[6] from the default
value of 0 (GPIO2) to 1.
For a chip select to assert, the address must be encompassed
within a Local Address Space.
Register 10-56. (CS3BASE; 48h) Chip Select 3 Base Address
Notes:
multiplexed pin is enabled by configuring GPIOC[9] from the default
value of 0 (GPIO3) to 1.
For a chip select to assert, the address must be encompassed
within a Local Address Space.
10-32
31:28
31:28
27:1
27:1
Bit
Bit
0
0
Chip Select 2 (CS2#) functionality of the GPIO2/CS2#
Chip Select 3 (CS3#) functionality of the GPIO3/CS3#
Chip Select 2 Enable. Value of 1 indicates enabled. Value of 0 indicates
disabled.
Local Base Address of Chip Select 2. Write zeros (0) in the least significant
bits to define the range for Chip Select 2. Starting from bit 1 and scanning
toward bit 27, the first “1” found defines size. The remaining most significant
bits, excluding the first “1” found, define the base address.
Reserved.
Chip Select 3 Enable. Value of 1 indicates enabled. Value of 0 indicates
disabled.
Local Base Address of Chip Select 3. Write zeros (0) in the least significant
bits to define the range for Chip Select 3. Starting from bit 1 and scanning
toward bit 27, the first “1” found defines size. The remaining most significant
bits, excluding the first “1” found, define base address.
Reserved.
Description
Description
© 2002 PLX Technology, Inc. All rights reserved.
Read
Read
Yes
Yes
Yes
Yes
Yes
Yes
PCI 9030 Data Book Version 1.4
Write
Write
Yes
Yes
No
Yes
Yes
No
Chip Select Registers
Value after
Value after
Reset
Reset
0h
0h
0h
0h
0
0