s908qc16vdse Freescale Semiconductor, Inc, s908qc16vdse Datasheet - Page 119

• Manufacturer Part Number: s908qc16vdse
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

12.5.2 Stop Mode
The PWU module remains active in stop mode while the PWUON and SMODE bits in PWUSC is set.
Setting PWUIE in PWUSC enables PWU interrupts to bring the MCU out of stop mode.
12.6 PWU During Break Interrupts
The system integration module (SIM) controls whether status bits in other modules can be cleared during
the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status
bits during the break state. See BFCR in the SIM section of this data sheet.
To allow software to clear status bits during a break interrupt, write a 1 to BCFE. If a status bit is cleared
during the break state, it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a 0 to BCFE. With BCFE cleared (its default state),
software can read and write registers during the break state without affecting status bits. Some status bits
have a two-step read/write clearing procedure. If software does the first step on such a bit before the
break, the bit cannot change during the break state as long as BCFE is cleared. After the break, doing
the second step clears the status bit.
12.7 I/O Signals
The PWU module is not associated with any external I/O pins.
12.8 Registers
The PWU registers control and monitor operation of the PWU. The registers that are relevant to the use
of the PWU are as follows.
12.8.1 Periodic Wakeup Status and Control Register
The PWUSC register contains bits that:
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
Periodic wakeup status and control register (PWUSC)
Periodic wakeup prescaler register (PWUP)
Periodic wakeup modulo register (PWUMOD)
Enables or disables the periodic wakeup module
Selects the clock source to the periodic wakeup prescaler register
Flags periodic wakeup interrupt requests
Acknowledges periodic wakeup interrupts
Enables or disables periodic wakeup interrupts
Enables or disables the module during stop mode
Reset:
Read:
Write:
Figure 12-2. Periodic Wakeup Status and Control Register (PWUSC)
MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 4
Bit 7
0
0
= Unimplemented
6
0
0
PWUON
5
0
PWUCLKSEL
4
0
PWUF
3
0
PWUACK
2
0
0
PWUIE
1
0
PWU During Break Interrupts
SMODE
Bit 0
0
119