s908qc16vdse Freescale Semiconductor, Inc, s908qc16vdse Datasheet - Page 137

• Manufacturer Part Number: s908qc16vdse
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

ENSCI — Enable ESCI Bit
TXINV — Transmit Inversion Bit
M — Mode (Character Length) Bit
WAKE — Wakeup Condition Bit
ILTY — Idle Line Type Bit
PEN — Parity Enable Bit
Freescale Semiconductor
This read/write bit enables the ESCI and the ESCI baud rate generator. Clearing ENSCI sets the SCTE
and TC bits in ESCI status register 1 and disables transmitter interrupts.
This read/write bit reverses the polarity of transmitted data.
This read/write bit determines whether ESCI characters are eight or nine bits long (see
The ninth bit can serve as a receiver wakeup signal or as a parity bit.
This read/write bit determines which condition wakes up the ESCI: a 1 (address mark) in the MSB
position of a received character or an idle condition on the RxD pin.
This read/write bit determines when the ESCI starts counting 1s as idle character bits. The counting
begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string
of 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after
the stop bit avoids false idle character recognition, but requires properly synchronized transmissions.
This read/write bit enables the ESCI parity function (see
function inserts a parity bit in the MSB position (see
1 = ESCI enabled
0 = ESCI disabled
1 = Transmitter output inverted
0 = Transmitter output not inverted
1 = 9-bit ESCI characters
0 = 8-bit ESCI characters
1 = Address mark wakeup
0 = Idle line wakeup
1 = Idle character bit count begins after stop bit
0 = Idle character bit count begins after start bit
1 = Parity function enabled
0 = Parity function disabled
M
0
1
0
0
1
1
Setting the TXINV bit inverts all transmitted values including idle, break,
start, and stop bits.
Control Bits
PEN:PTY
MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 4
0 X
0 X
1 0
1 1
1 0
1 1
Table 13-4. Character Format Selection
Start Bits
1
1
1
1
1
1
Data Bits
8
9
7
7
8
8
NOTE
Character Format
Parity
None
None
Table
Even
Even
Odd
Odd
Table
13-2).
Stop Bits
13-4). When enabled, the parity
1
1
1
1
1
1
Character Length
10 bits
11 bits
10 bits
10 bits
11 bits
11 bits
Table
Registers
13-4).
137