s908qc16vdse Freescale Semiconductor, Inc, s908qc16vdse Datasheet - Page 224

• Manufacturer Part Number: s908qc16vdse
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Development Support
BCFE — Break Clear Flag Enable Bit
18.2.3 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes. If enabled, the
break module will remain enabled in wait and stop modes. However, since the internal address bus does
not increment in these modes, a break interrupt will never be triggered.
18.3 Monitor Module (MON)
The monitor module allows debugging and programming of the microcontroller unit (MCU) through a
single-wire interface with a host computer. Monitor mode entry can be achieved without use of the higher
test voltage, V
requirements for in-circuit programming.
Features include:
18.3.1 Functional Description
Figure 18-9
The monitor module receives and executes commands from a host computer.
and
computer via a standard RS-232 interface.
1. No security feature is absolutely secure. However, Freescale’s strategy is to make reading or copying the FLASH difficult for
224
unauthorized users.
This read/write bit enables software to clear status bits by accessing status registers while the MCU is
in a break state. To clear status bits during the break state, the BCFE bit must be set.
•
•
•
•
•
•
•
•
•
•
•
Figure 18-12
1 = Status bits clearable during break
0 = Status bits not clearable during break
Normal user-mode pin functionality
One pin dedicated to serial communication between MCU and host computer
Standard non-return-to-zero (NRZ) communication with host computer
Standard communication baud rate (7200 @ 2-MHz bus frequency)
Execution of code in random-access memory (RAM) or FLASH
FLASH memory security feature
FLASH memory programming interface
Use of external 9.8304 MHz oscillator to generate internal frequency of 2.4576 MHz
Simple internal oscillator mode of operation (no external clock or high voltage)
Monitor mode entry without high voltage, V
$FF)
Normal monitor mode entry if V
shows a simplified diagram of monitor mode entry.
TST
, as long as vector addresses $FFFE and $FFFF are blank, thus reducing the hardware
show example circuits used to enter monitor mode and communicate with a host
MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 4
TST
(1)
is applied to IRQ
TST
, if reset vector is blank ($FFFE and $FFFF contain
Figure
Freescale Semiconductor
18-10,
Figure
18-11,