LPC47N237-MD SMSC [SMSC Corporation], LPC47N237-MD Datasheet - Page 14
LPC47N237-MD
Manufacturer Part Number
LPC47N237-MD
Description
3.3V I/O CONTROLLER FOR PORT REPLICATORS AND DOCKING STATIONS
Manufacturer
SMSC [SMSC Corporation]
Datasheet
1.LPC47N237-MD.pdf
(138 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC47N237-MD
Manufacturer:
SMSC
Quantity:
45
Company:
Part Number:
LPC47N237-MD
Manufacturer:
FUJI
Quantity:
575
- Current page: 14 of 138
- Download datasheet (698Kb)
Revision 0.3 (10-26-04)
PIN#
86
87
88
89
(NOTE 4.1)
NAME
nDSR
nRTS
nCTS
nDTR
Active low Data Set Ready input for the
serial port. Handshake signal which notifies
the UART that the modem is ready to
establish the communication link. The CPU
can monitor the status of nDSR signal by
reading bit 5 of Modem Status Register
(MSR). A nDSR signal state change from
low to high after the last MSR read will set
MSR bit 1 to a 1. If bit 3 of Interrupt Enable
Register is set, the interrupt is generated
when nDSR changes state.
Note: Bit 5 of MSR is the complement of
Active low Request to Send outputs for the
Serial Port. Handshake output signal
notifies modem that the UART is ready to
transmit data. This signal can be
programmed by writing to bit 1 of the
Modem Control Register (MCR). The
hardware reset will reset the nRTS signal to
inactive mode (high). nRTS is forced
inactive during loop mode operation.
Active low Clear to Send inputs for the
serial port. Handshake signal which notifies
the UART that the modem is ready to
receive data. The CPU can monitor the
status of nCTS signal by reading bit 4 of
Modem Status Register (MSR). A nCTS
signal state change from low to high after
the last MSR read will set MSR bit 0 to a 1.
If bit 3 of the Interrupt Enable Register is
set, the interrupt is generated when nCTS
changes state. The nCTS signal has no
effect on the transmitter.
Note: Bit 4 of MSR is the complement of
Active low Data Terminal Ready outputs for
the serial port. Handshake output signal
notifies modem that the UART is ready to
establish data communication link. This
signal can be programmed by writing to bit
0 of Modem Control Register (MCR). The
hardware reset will reset the nDTR signal to
inactive mode (high). nDTR is forced
inactive during loop mode operation.
nDSR.
nCTS.
DESCRIPTION
DATASHEET
Page 14
3.3v I/O Controller for Port Replicators and Docking Stations
(NOTE 4.2)
BUFFER
NAME
O8
O8
I
I
WELL
(NOTE
PWR
VCC
VCC
VCC
VCC
4.3)
SMSC DS – LPC47N237
NOTES
Related parts for LPC47N237-MD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: