S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 1203

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
A.3
This section describes the current consumption characteristics of the device as well as the conditions for
the measurements.
A.3.1
Run current is measured on the VDDX, VDDR
external loads. Unless otherwise noted the currents are measured in special single chip mode and the CPU
code is executed from RAM. For Run and Wait current measurements PLL is on and the reference clock
is the IRC1M trimmed to 1MHz. The bus frequency is 25MHz and the CPU frequency is 50MHz.
Table A-12., Table A-13. and Table A-14. show the configuration of the CPMU module and the
peripherals for Run, Wait and Stop current measurement.
1. On some packages VDDR is bonded to VDDX and the pin is named
VDDXR. Refer to
2. On some packages VDDA is connected with VDDXR and the common pin
is named VDDXRA.On some packages VSSA is connected to VSSX and the common pin is named
VSSXA. See section
Freescale Semiconductor
Conditions are 3.13V < V
Num C
1
2
3
4
5
Parameter only applies in stop or pseudo stop mode.
C Port J, P, AD interrupt input pulse filtered (STOP)
C Port J, P, AD interrupt input pulse passed (STOP)
D Port J, P, AD interrupt input pulse filtered (STOP) in
D Port J, P, AD interrupt input pulse passed (STOP) in
D IRQ pulse width, edge-sensitive mode (STOP) in
Table A-11. Pin Interrupt Characteristics (Junction Temperature From +150°C To +160°C)
number of bus clock cycles of period 1/f
number of bus clock cycles of period 1/f
number of bus clock cycles of period 1/f
Supply Currents
Measurement Conditions
Section 1.8, “Device
CPMU REGISTER
Table A-12. CPMU Configuration for Pseudo Stop Current Measurement
Section 1.8, “Device
CPMUCLKS
CPMUOSC
DD35
< 5.5 V unless otherwise noted.
Rating
Pinouts”
MC9S12G Family Reference Manual, Rev.1.23
Pinouts”
PLLSEL=0, PSTP=1,
PRE=PCE=RTIOSCSEL=COPOSCSEL=1
OSCE=1, External Square wave on EXTAL f
V
IH
= 1.8V, V
for further details.
bus
bus
bus
for further details.
1
IL
, and VDDA
=0V
1
1
Bit settings/Conditions
n
Symbol
t
n
t
P_MASK
P_PASS
P_MASK
P_PASS
n
IRQ
2
pins. It does not include the current to drive
Min
10
4
1
EXTAL
Typ
=4MHz,
Electrical Characteristics
Max
3
3
Unit
µs
µs
1205

Related parts for S9S12G128F0VLL