S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 221

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2.4.3.27
Freescale Semiconductor
Address 0x0250 (G1, G2)
Address 0x0250 (G3)
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
Field
PTM
Reset
Reset
3-0
W
W
R
R
Port M general-purpose input/output data—Data Register
When not used with an alternative signal, the associated pin can be used as general-purpose I/O. In
general-purpose output mode the port data register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the
buffered pin input state is read.
Port M Data Register (PTM)
0
0
0
0
7
7
PRR0T21
PRR0S1
0
0
1
1
0
0
1
1
0
0
0
0
6
6
Table 2-52. PTM Register Field Descriptions
MC9S12G Family Reference Manual, Rev.1.23
Figure 2-28. Port M Data Register (PTM)
PRR0T20
PRR0S0
Table 2-50. IOC2 Routing Options
Table 2-51. SCI0 Routing Options
0
1
0
1
0
1
0
1
0
0
0
0
5
5
PS5 - IOC2
PE0 - IOC2
PAD4 - IOC2
Reserved
PE0 - RXD, PE1 - TXD
PS4 - RXD, PS7 - TXD
PAD4 - RXD, PAD5 - TXD
Reserved
0
0
0
0
4
4
Description
IOC2 Associated Pin
SCI0 Associated Pin
PTM3
3
0
3
0
0
PTM2
0
0
0
2
2
Port Integration Module (S12GPIMV1)
Access: User read/write
Access: User read/write
PTM1
PTM1
0
0
1
1
PTM0
PTM0
0
0
0
0
223
1
1

Related parts for S9S12G128F0VLL