S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 213

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
1
2.4.3.15
2.4.3.16
Freescale Semiconductor
Address 0x0240 (G1, G2)
Address 0x0240 (G3)
Address 0x0241 (G1, G2)
Address 0x0241 (G3)
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
Read: Anytime
Write:Never
Field
Reset
Reset
Reset
Reset
PTT
7-0
W
W
W
W
R
R
R
R
Port T general-purpose input/output data—Data Register
When not used with an alternative signal, the associated pin can be used as general-purpose I/O. In
general-purpose output mode the port data register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the
buffered pin input state is read.
PTIT7
PTT7
Port T Data Register (PTT)
0
0
0
Port T Input Register (PTIT)
0
0
0
7
7
7
7
PTIT6
PTT6
0
0
0
0
0
0
6
6
6
6
Table 2-35. PTT Register Field Descriptions
MC9S12G Family Reference Manual, Rev.1.23
Figure 2-17. Port T Input Register (PTIT)
Figure 2-16. Port T Data Register (PTT)
PTIT5
PTIT5
PTT5
PTT5
0
0
0
0
5
5
5
5
PTIT4
PTIT4
PTT4
PTT4
0
0
0
0
4
4
4
4
Description
PTIT3
PTIT3
PTT3
PTT3
3
0
3
0
3
0
3
0
PTIT2
PTIT2
PTT2
PTT2
0
0
0
0
2
2
2
2
Port Integration Module (S12GPIMV1)
Access: User read/write
Access: User read/write
PTIT1
PTIT1
PTT1
PTT1
Access: User read only
Access: User read only
0
0
0
0
1
1
1
1
PTIT0
PTIT0
PTT0
PTT0
0
0
0
0
0
0
0
0
215
1
1
1
1

Related parts for S9S12G128F0VLL