S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 53

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
I/O Power Pairs VDDX/VSSX
1.7.1
Table 1-6
1.7.2
This section describes the signal properties. The relation between signals and package pins is described in
section
1.7.2.1
The RESET signal is an active low bidirectional control signal. It acts as an input to initialize the MCU to
a known start-up state, and an output when an internal MCU function causes a reset. The RESET pin has
an internal pull-up device.
1.7.2.2
This input only pin is reserved for factory test. This pin has an internal pull-down device.
Freescale Semiconductor
Port AD/ADC Channels
Sum of Ports
Port C pins
Port D pins
Port A pins
Port B pins
Port E pins
1.8 Device
Port M
Port P
Port S
Port J
Port T
provides a summary of which ports are available for each package option.
Port
Pin Assignment Overview
Detailed Signal Descriptions
RESET — External Reset Signal
TEST — Test Pin
To avoid current drawn from floating inputs, the input buffers of all
non-bonded pins are disabled.
Pinouts.
Table 1-6. Port Availability by Package Option
20 TSSOP
MC9S12G Family Reference Manual, Rev.1.23
1/1
14
6
0
0
0
0
2
0
0
0
4
2
32 LQFP
1/1
NOTE
26
8
0
0
0
0
2
0
2
4
6
4
48 LQFP
48 QFN
1/1
12
40
0
0
0
0
2
4
2
6
8
6
64 LQFP
1/1
16
54
0
0
0
0
2
8
4
8
8
8
Device Overview MC9S12G-Family
100 LQFP
3/3
16
86
8
8
8
8
2
8
4
8
8
8
KGD (Die)
55
3/3
16
86
8
8
8
8
2
8
4
8
8
8

Related parts for S9S12G128F0VLL