MAX5980GTJ+T Maxim Integrated, MAX5980GTJ+T Datasheet - Page 30

• Manufacturer Part Number: MAX5980GTJ+T
• Description: Power Switch ICs - POE / LAN 0-16V Hot-Swap Controller
• Manufacturer: Maxim Integrated

Specifications of MAX5980GTJ+T

• Rohs: yes
• Number Of Switches: Quad
• Off Time (max): 0.1 ms
• Operating Supply Voltage: 32 V to 60 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Maximum Power Dissipation: 2758.6 mW
• Minimum Operating Temperature: - 40 C
• Operating Supply Current: 5 mA

Quad, IEEE 802.3at/af PSE Controller
for Power-over-Ethernet
The device contains a bank of volatile registers that
store its settings and status. The device features an I
compatible, 3-wire serial interface, allowing the registers
to be fully software configurable and programmable. In
addition, several registers are also pin-programmable
to allow the device to operate in auto mode and still
be partially configurable even without the assistance of
software.
The Interrupt register (R00h, Table 6) summarizes the
Event Register status and is used to send an interrupt
Table 6. Interrupt Register
30
TCUT_INT
SYMBOL
SUP_INT
CLS_INT
DET_INT
TST_INT
DIS_INT
PG_INT
PE_INT
Register Map and Description
ADDRESS = 00h
Interrupt Registers (R00h, R01h)
BIT NO.
7
6
5
4
3
2
1
0
TYPE
R
R
R
R
R
R
R
R
Interrupt Register (R00h)
Interrupt signal for supply faults. SUP_INT is the logic OR of all the active bits in the Supply
Event register (R0Ah/R0Bh[7:4], Table 12).
Interrupt signal for startup failures. TST_INT is the logic OR of the TSTART_ bits in the
Startup Event register (R08h/R09h[3:0], Table 11).
Interrupt signal for port overcurrent and current-limit violations. TCUT_INT is the logic OR
of the TCUT_ bits in the Fault Event register (R06h/R07h, Table 10) and the ICV_ bits in the
Startup Event register (R08h/R09h, Table 11).
Interrupt signal for completion of classification. CLS_INT is the logic OR of the CLS_ bits in
the Detect Event register (R04h/R05h, Table 9).
Interrupt signal for completion of detection. DET_INT is the logic OR of the DET_ bits in the
Detect Event register (R04h/R05h, Table 9).
Interrupt signal for a DC load disconnect. DIS_INT is the logic OR of the DIS_ bits in the
Fault Event register (R06h/R07h, Table 10).
Interrupt signal for PGOOD_ (R10h[7:4]) status changes. PG_INT is the logic OR of the
PG_CHG_ bits in the Power Event register (R02h/R03h, Table 8).
Interrupt signal for power enable status change. PE_INT is the logic OR of the PE_CHG_
bits in the Power Event register (R02h/R03h, Table 8).
2
C-
signal to the controller. On power-up or after a reset
condition, interrupt (R00h) is set to a default value of 00h
(it may almost immediately report an interrupt depend-
ing on if it was a power-up or reset condition, and in the
case of reset the type/cause of reset). INT goes low to
report an interrupt event if any one of the active interrupt
bits is set to 1 (active-high) and it is not masked by the
Interrupt Mask register (R01h, Table 7). INT does not go
low to report an interrupt if the corresponding mask bit
(R01h) is set. Writing a 1 to INT_CLR (R1Ah[7], Table 27)
clears all interrupt and events registers (resets to low).
INT_EN (R17h[7], Table 24) is a global interrupt enable
and writing a 0 to INT_EN disables the INT output, put-
ting it into a state of high impedance.
DESCRIPTION