MAX5980GTJ+T Maxim Integrated, MAX5980GTJ+T Datasheet - Page 33

• Manufacturer Part Number: MAX5980GTJ+T
• Description: Power Switch ICs - POE / LAN 0-16V Hot-Swap Controller
• Manufacturer: Maxim Integrated

Specifications of MAX5980GTJ+T

• Rohs: yes
• Number Of Switches: Quad
• Off Time (max): 0.1 ms
• Operating Supply Voltage: 32 V to 60 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Maximum Power Dissipation: 2758.6 mW
• Minimum Operating Temperature: - 40 C
• Operating Supply Current: 5 mA

Table 11. Startup Event Register
The Startup Event register (R08h/R09h, Table 11) records
port startup failure events and current-limit disconnect
timeout events. On power-up or after a reset condition, the
Fault Event register is set to a default value of 00h. ICV_ is
set to 1 when a port shuts down due to an extended cur-
rent-limit event after startup. TSTART is set to 1 whenever
a port fails startup due to an overcurrent or current-limit
event during startup. As with the other event registers,
the Startup Event register has two addresses. When read
through the R08h address, the content of the register
is left unchanged. When read through the CoR R09h
address, the register content is reset to the default state.
The device monitors die temperature, external FET sta-
tus, and the analog and digital power supplies, and sets
the appropriate bits in the Supply Event register (R0Ah/
R0Bh, Table 12). On power-up or after a reset condition,
Table 12. Supply Event Register
V
SYMBOL
V
TSTART4
TSTART3
TSTART2
TSTART1
SYMBOL
Reserved
Reserved
Reserved
Reserved
FETBAD
DD_UVLO
EE_UVLO
ICV4
ICV3
ICV2
ICV1
TSD
ADDRESS =
ADDRESS =
Supply Event Register (R0Ah/R0Bh)
Startup Event Register (R08h/R09h)
BIT NO.
BIT NO.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Quad, IEEE 802.3at/af PSE Controller
TYPE
TYPE
0Ah
08h
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
TYPE
TYPE
CoR
CoR
CoR
CoR
CoR
CoR
CoR
CoR
09h
0Bh
CoR
CoR
CoR
CoR
CoR
CoR
CoR
CoR
Current-limit disconnect timeout on port 4
Current-limit disconnect timeout on port 3
Current-limit disconnect timeout on port 2
Current-limit disconnect timeout on port 1
Startup failure on port 4
Startup failure on port 3
Startup failure on port 2
Startup failure on port 1
Overtemperature shutdown
FETBAD is set if a FET failure is detected on one or more ports
V
V
Reserved
Reserved
Reserved
Reserved
DD
EE
undervoltage-lockout condition
undervoltage-lockout condition
for Power-over-Ethernet
the Supply Event register is set to a default value of 02h
(but may immediately change depending on the cause
of the reset).
A thermal-shutdown circuit monitors the temperature of
the die and resets the device if the temperature exceeds
+140NC. TSD is set to 1 after the device recovers from
thermal shutdown and returns to normal operation.
If a FET failure is detected on one or more ports, FETBAD
is set high. To determine which port the failure was
detected on, check the FET_BAD_ bit in the HP Status
register of each port (Table 42). FET_BAD_ is set to 1 if
the port is powered, there is no current-limit condition,
and V
When V
device is in reset mode and securely holds the port off.
When they rise above the UVLO threshold, the device
comes out of reset and the appropriate V
V
EE_UVLO
OUT_
EE
bit in the Supply Event register is set to 1.
or V
- V
DESCRIPTION
DESCRIPTION
EE
DD
> 2V.
are below their UVLO thresholds, the
DD_UVLO
33
/