US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 281

• Manufacturer Part Number: US38024-BAG1
• Description: DEV EVALUATION KIT H8/38024
• Manufacturer: Renesas Electronics America
• Series: H8®r
• Type: MCUr

Specifications of US38024-BAG1

• Contents: 2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
• For Use With/related Products: H8/38024
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Timer Counter C (TCC)
TCC is an 8-bit read-only up/down-counter, which is incremented or decremented by internal
clock or external event input. The clock source for input to this counter is selected by bits TMC2
to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time.
When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to
H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.
TCC is allocated to the same address as TLC.
Upon reset, TCC is initialized to H'00.
Timer Load Register C (TLC)
TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC).
When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC
starts counting up/down from that value. When TCC overflows or underflows during operation in
auto-reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow period
can be set within the range of 1 to 256 input clocks.
The same address is allocated to TLC as to TCC.
Upon reset, TLC is initialized to H'00.
Bit
Initial value
Read/Write
Bit
Initial value
Read/Write
TCC7
TLC7
W
R
7
0
7
0
TCC6
TLC6
W
R
6
0
6
0
TCC5
TLC5
W
R
5
0
5
0
TCC4
TLC4
W
R
4
0
4
0
Rev. 8.00 Mar. 09, 2010 Page 259 of 658
TCC3
TLC3
W
R
3
0
3
0
TCC2
TLC2
W
R
2
0
2
0
TCC1
TLC1
REJ09B0042-0800
W
Section 9 Timers
R
1
0
1
0
TCC0
TLC0
W
R
0
0
0
0