MC68HC705JP7CDW Freescale Semiconductor, MC68HC705JP7CDW Datasheet - Page 110

• Manufacturer Part Number: MC68HC705JP7CDW
• Description: IC MCU 8BIT 28-SOIC
• Manufacturer: Freescale Semiconductor
• Series: HC05r

Specifications of MC68HC705JP7CDW

• Core Processor: HC05
• Core Size: 8-Bit
• Speed: 2.1MHz
• Connectivity: SIO
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 22
• Program Memory Size: 6KB (6K x 8)
• Program Memory Type: OTP
• Ram Size: 224 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Programmable Timer
The input capture registers are made up of two 8-bit read-only registers (ICRH and ICRL) as shown in
Figure
edge that triggers the counter transfer is defined by the input edge bit (IEDG) in the TCR. Reset does not
affect the contents of the input capture registers.
The result obtained by an input capture will be one count higher than the value of the free-running timer
counter preceding the external transition. This delay is required for internal synchronization. Resolution
is affected by the prescaler, allowing the free-running timer counter to increment once every four internal
clock cycles (eight oscillator clock cycles).
Reading the ICRH inhibits future captures until the ICRL is also read. Reading the ICRL after reading the
timer status register (TSR) clears the ICF flag bit. There is no conflict between reading the ICRL and
transfers from the free-running timer counters. The input capture registers always contain the free-running
timer counter value which corresponds to the most recent input capture.
11.5 Output Compare Registers
The output compare function is a means of generating an output signal when the 16-bit timer counter
reaches a selected value as shown in
compare registers. On every fourth internal clock cycle (every eight oscillator clock cycles) the output
compare circuitry compares the value of the free-running timer counter to the value written in the output
compare registers. When a match occurs, the timer transfers the output level (OLVL) from the timer
control register (TCR) to the PB4/AN4/TCMP pin.
Software can use the output compare register to measure time periods, to generate timing delays, or to
generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the
PB4/AN4/TCMP pin.
The planned action on the PB4/AN4/TCMP pin depends on the value stored in the OLVL bit in the TCR,
and it occurs when the value of the 16-bit free-running timer counter matches the value in the output
compare registers shown in
110
11-7. The input capture edge detector contains a Schmitt trigger to improve noise immunity. The
Address:
Address:
To prevent interrupts from occurring between readings of the ICRH and
ICRL, set the I bit in the condition code register (CCR) before reading ICRH
and clear the I bit after reading ICRL.
Reset:
Reset:
Read:
Read:
Write:
Write:
MC68HC705JJ7 • MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
$0014
$0015
Figure 11-7. Input Capture Registers (ICRH and ICRL)
Bit 15
Bit 7
Bit 7
Bit 7
Figure
= Unimplemented
14
6
6
6
11-9. These registers are read/write bits and are unaffected by reset.
Figure
13
5
5
5
11-8. Software writes the selected value into the output
NOTE
Unaffected by reset
Unaffected by reset
12
4
4
4
11
3
3
3
10
2
2
2
1
9
1
1
Freescale Semiconductor
Bit 0
Bit 8
Bit 0
Bit 0