MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 115

no-image

MT41J256M8HX-15E:D

Manufacturer Part Number
MT41J256M8HX-15E:D
Description
MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Series
-r
Datasheets

Specifications of MT41J256M8HX-15E:D

Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
165mA
Pin Count
78
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
1 684
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
MT41J256M8HX-15E:D
Quantity:
5 845
Part Number:
MT41J256M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Commands
DESELECT
NO OPERATION
ZQ CALIBRATION LONG
ZQ CALIBRATION SHORT
ACTIVATE
READ
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
The DESELT (DES) command (CS# HIGH) prevents new commands from being execu-
ted by the DRAM. Operations already in progress are not affected.
The NO OPERATION (NOP) command (CS# LOW) prevents unwanted commands from
being registered during idle or wait states. Operations already in progress are not affected.
The ZQ CALIBRATION LONG (ZQCL) command is used to perform the initial calibra-
tion during a power-up initialization and reset sequence (see Figure 49 (page 131)).
This command may be issued at any time by the controller depending on the system
environment. The ZQCL command triggers the calibration engine inside the DRAM. Af-
ter calibration is achieved, the calibrated values are transferred from the calibration
engine to the DRAM I/O, which are reflected as updated R
The DRAM is allowed a timing window defined by either
the full calibration and transfer of values. When ZQCL is issued during the initialization
sequence, the timing parameter
plete, subsequent ZQCL commands require the timing parameter
The ZQ CALIBRATION SHORT (ZQCS) command is used to perform periodic calibra-
tions to account for small voltage and temperature variations. The shorter timing
window is provided to perform the reduced calibration and transfer of values as defined
by timing parameter
0.5% R
sitivities specified in Table 43 (page 66) and Table 44 (page 66).
The ACTIVATE command is used to open (or activate) a row in a particular bank for a
subsequent access. The value on the BA[2:0] inputs selects the bank, and the address
provided on inputs A[n:0] selects the row. This row remains open (or active) for access-
es until a PRECHARGE command is issued to that bank.
A PRECHARGE command must be issued before opening a different row in the same bank.
The READ command is used to initiate a burst read access to an active row. The address
provided on inputs A[2:0] selects the starting column address depending on the burst
length and burst type selected (see Burst Order table for additional information). The
value on input A10 determines whether or not auto precharge is used. If auto precharge
is selected, the row being accessed will be precharged at the end of the READ burst. If
auto precharge is not selected, the row will remain open for subsequent accesses. The
value on input A12 (if enabled in the mode register) when the READ command is issued
ON
and R
TT
impedance error within 64 clock cycles, assuming the maximum sen-
t
ZQCS. A ZQCS command can effectively correct a minimum of
115
t
ZQinit must be satisfied. When initialization is com-
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2Gb: x4, x8, x16 DDR3 SDRAM
t
ZQinit or
ON
and ODT values.
© 2006 Micron Technology, Inc. All rights reserved.
t
ZQoper to be satisfied.
t
ZQoper to perform
Commands

Related parts for MT41J256M8HX-15E:D