PSD813F2-A-70J STMicroelectronics, PSD813F2-A-70J Datasheet - Page 31

no-image

PSD813F2-A-70J

Manufacturer Part Number
PSD813F2-A-70J
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD813F2-A-70J

Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Package Type
PLCC
Mounting
Surface Mount
Pin Count
52
Lead Free Status / RoHS Status
Compliant
PSD8XXFX
7.3
7.4
7.5
7.6
cycle that is currently in progress. Lastly, the MCU may use instructions to read special data
from these memory blocks. The following sections describe these READ functions.
Read memory contents
Primary Flash memory and secondary Flash memory are placed in the READ mode after
Power-up, chip reset, or a Reset Flash instruction (see
memory contents of the primary Flash memory or the secondary Flash memory by using
READ operations any time the READ operation is not part of an instruction.
Read Primary Flash Identifier
The primary Flash memory identifier is read with an instruction composed of 4 operations: 3
specific WRITE operations and a READ operation (see
operation, address bits A6, A1, and A0 must be '0,0,1,' respectively, and the appropriate
Sector Select (FS0-FS7) must be high. The identifier for the PSD813F2/3/4/5 is E4h, and for
the PSD83xF2 or PSD85xF2 it is E7h.
Read Memory Sector Protection status
The primary Flash memory Sector Protection Status is read with an instruction composed of
4 operations: 3 specific WRITE operations and a READ operation (see
READ operation, address Bits A6, A1, and A0 must be '0,1,0,' respectively, while Sector
Select (FS0-FS7 or CSBOOT0-CSBOOT3) designates the Flash memory sector whose
protection has to be verified. The READ operation produces 01h if the Flash memory sector
is protected, or 00h if the sector is not protected.
The sector protection status for all NVM blocks (primary Flash memory or secondary Flash
memory) can also be read by the MCU accessing the Flash Protection registers in PSD I/O
space. See
Reading the Erase/Program Status bits
The PSD provides several status bits to be used by the MCU to confirm the completion of an
Erase or Program cycle of Flash memory. These status bits minimize the time that the MCU
spends performing these tasks and are defined in
many times as needed.
For Flash memory, the MCU can perform a READ operation to obtain these status bits while
an Erase or Program instruction is being executed by the embedded algorithm. See
Section 8: Programming Flash memory
Section 10.1: Flash Memory Sector Protect
Doc ID 7833 Rev 7
for details.
Table
Table
Table
for register definitions.
11. The status bits can be read as
10). The MCU can read the
10). During the READ
Table
10). During the
Instructions
31/128

Related parts for PSD813F2-A-70J