MT48H32M16LFBF-75 IT:B Micron Technology Inc, MT48H32M16LFBF-75 IT:B Datasheet - Page 51

MT48H32M16LFBF-75 IT:B

Manufacturer Part Number
MT48H32M16LFBF-75 IT:B
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet

Specifications of MT48H32M16LFBF-75 IT:B

Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
8/5.4ns
Maximum Clock Rate
133MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
90mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Compliant
Figure 20: READ-to-WRITE With Extra Clock Cycle
Figure 21: READ-to-PRECHARGE
PDF: 09005aef82ea3742
512mb_mobile_sdram_y47m.pdf – Rev. H 12/09 EN
Note:
Note:
Command
Command
Command
Address
Address
Address
1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be
1. DQM is LOW.
DQM
CLK
to any bank.
CLK
CLK
DQ
DQ
DQ
Bank a,
Bank a,
Bank,
T0
T0
Col n
T0
READ
Col n
READ
READ
Col
CL = 2
CL = 3
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
T1
T1
T1
NOP
NOP
NOP
51
T2
T2
T2
NOP
NOP
NOP
D
OUT
Transitioning data
T3
T3
T3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
NOP
NOP
NOP
D
D
D
t HZ
OUT
OUT
OUT
PRECHARGE
PRECHARGE
(a or all)
(a or all)
T4
T4
T4
Bank
Bank
NOP
X = 1 cycle
D
D
Transitioning data
OUT
OUT
X = 2 cycles
T5
T5
T5
Don’t Care
Bank,
WRITE
Col b
NOP
NOP
D
D
D
OUT
OUT
IN
t DS
t RP
t RP
© 2007 Micron Technology, Inc. All rights reserved.
T6
T6
READ Operation
NOP
NOP
D
OUT
Don’t Care
ACTIVE
Bank a,
ACTIVE
Bank a,
T7
T7
Row
Row

Related parts for MT48H32M16LFBF-75 IT:B