CY8CKIT-050 Cypress Semiconductor Corp, CY8CKIT-050 Datasheet - Page 56

• Manufacturer Part Number: CY8CKIT-050
• Description: DEV KIT PSOC 5 CY8C55
• Manufacturer: Cypress Semiconductor Corp
• Series: PSoC®5r
• Type: MCUr

Specifications of CY8CKIT-050

• Design Resources: PSoC 5 Dev Kit Schematic CY8CKIT-050 PCBA BOM CY8CKIT-50 Gerber File
• Contents: Board, Cable, CD, Display, Documentation
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: CY8C55
• Other names: 428-3110

Document Number: 001-66235 Rev. *A
V
2
3
4
1
level as Host V
level as host Programmer. The Port 1 SWD pins are powered by V
voltage level as host V
the capability to toggle power (Vddd, Vdda, All Vddio’s) to PSoC 5. This may typically require
external interface circuitry to toggle power which will depend on the programming setup. The power
supplies can be brought up in any sequence, however, once stable, VDDA must be greater than or
equal to all other supplies.
using external pull-down resistor (around 100 K resistor). This is required for P15[7] SWDCK signal to be seen by
PSoC 5's internal logic.
Vdda must be greater than or equal to all other power supplies (Vddd, Vddio’s) in PSoC 5.
For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have
When USB SWD pins are used for Programming, the P1[1] SWDCK pin must be externally connected to Ground
The voltage levels of the Host Programmer and the PSoC 5 voltage domains involved in programming should be
the same. XRES pin is powered by V
programming using the USB SWD pins with XRES pin, the V
DDIO3
) need not be at the same voltage level as host Programmer.
Host Programmer
Figure 9-1. SWD Interface Connections between PSoC 5 and Programmer
DD
. Rest of PSoC 5 voltage domains (V
DD
for Port 1 SWD programming. Rest of PSoC 5 voltage domains ( V
SWDCK
SWDIO
XRES
V
GND
PRELIMINARY
DD
DDIO1
. The USB SWD pins are powered by V
GND
V
DD
DDA
, V
DDIO0
DDD
, V
PSoC
, V
DDIO2
DDIO1
DDIO1
, V
. So V
DDIO3
of PSoC 5 should be at the same voltage
V
V
SWDIO (P1[0] or P15[6])
SWDCK (P1[1] or P15[7])
®
XRES
SSD
DDD
) need not be at the same voltage
, V
, V
5: CY8C55 Family Datasheet
DDIO1
SSA
DDA
, V
DDD
of PSoC 5 should be at same
DDIO0
. So for
, V
PSoC 5
DDIO1
DDD
, V
DDIO2
, V
4
DDA
, V
DDIO3
, V
DDIO0
1, 2, 3
, V
DDIO2
Page 56 of 114
,
[+] Feedback