w83l517g Winbond Electronics Corp America, w83l517g Datasheet - Page 10

no-image

w83l517g

Manufacturer Part Number
w83l517g
Description
Winbond Lpc I/o For Notebook W83l517d/ W83l517d-f
Manufacturer
Winbond Electronics Corp America
Datasheet
4. PIN DESCRIPTION
Note: Please refer to Section 13.2 DC CHARACTERISTICS for details.
I/O 8t
I/O 12t
I/O 12tp3
I/OD 12t
I/O 24t
OUT 12t
OUT 12tp3
OD 12
OD 24
IN cs
IN t
IN td
IN ts
IN tsp3
4.1
LFRAME#
LRESET#
SYMBOL
SERIRQ
LAD[0:3]
PDCTL#
PCICLK
LDRQ#
CLKIN
PME#
LPC Interface
- TTL level bi-directional pin with 8 mA source-sink capability
- TTL level bi-directional pin with 12 mA source-sink capability
- 3.3V TTL level bi-directional pin with 12 mA source-sink capability
- TTL level bi-directional pin open drain output with 12 mA sink capability
- TTL level bi-directional pin with 24 mA source-sink capability
- TTL level output pin with 12 mA source-sink capability
- 3.3V TTL level output pin with 12 mA source-sink capability
- Open-drain output pin with 12 mA sink capability
- Open-drain output pin with 24 mA sink capability
- CMOS level Schmitt-trigger input pin
- TTL level input pin
- TTL level input pin with internal pull down resistor
- TTL level Schmitt-trigger input pin
- 3.3V TTL level Schmitt-trigger input pin
16-18
PIN
14,
12
13
11
19
6
7
8
9
I/O
I/OD
O
IN
IN
IN
IN
OD
I/O
IN
12tp3
12tp3
tsp3
tsp3
tsp3
tsp3
12
t
12t
System clock input. According to the input frequency 24MHz or
48MHz, it is selectable through register. Default is 24MHz input.
Generated PME event.
PCI clock input.
Encoded DMA Request signal.
Serial IRQ input/Output.
These signal lines communicate address, control, and data
information over the LPC bus between a host and a peripheral.
Indicates start of a new cycle or termination of a broken cycle.
Reset signal. It can connect to PCIRST# signal on the host.
Hardware power down input pin for chip power down.
Programmable control by registers.
- 10 -
W83L517D/W83L517D-F
FUNCTION

Related parts for w83l517g