w83l517g Winbond Electronics Corp America, w83l517g Datasheet - Page 122

no-image

w83l517g

Manufacturer Part Number
w83l517g
Description
Winbond Lpc I/o For Notebook W83l517d/ W83l517d-f
Manufacturer
Winbond Electronics Corp America
Datasheet
12.9
CR30 ( Default 0x00)
CR62, CR 63 (Default 0x00, 0x00 )
CR70 (Default 0x09 if PNPCSV = 0 during POR, default 0x00 otherwise when the port is active)
CRF0 (GPIO1 selection register. Default 0xFF)
CRF1 (GPIO1 data register. Default 0x00 when the port is active)
CRF2 (GP5 inversion register. Default 0x00 when the port is active)
When set to a '1', the incoming/outgoing port value is inverted.
When set to a '0', the incoming/outgoing port value is the same as in data register.
When set to a '1', respective GPIO port is programmed as an input port.
When set to a '0', respective GPIO port is programmed as an output port.
If a port is programmed to be an output port, then its respective bit can be read/written.
If a port is programmed to be an input port, then its respective bit can only be read.
These two registers select the GPIO1 base address [0x100:0xFFF] on 4byte boundary.
IO address :
IO address + 1 : CRF3 base address
IO address + 2 : CRF4 base address
IO address + 3 : CRF5 base address
Bit 2: TXW4C
Bit 1 : APEDCRC
Bit 0 : ENBNKSEL; Bank select enable
Bit 7 - 1: Reserved.
Bit 0:
Bit [7:4]: These bits select IRQ resource for IRQIN1.
Bit [3:0]: These bits select IRQ resource for IRQIN0.
Logical Device 7 ( GPIO Port 1)
= 0
= 1
= 0
= 1
= 0
= 1
= 0 GPIO1 port is inactive.
= 1 GPIO1 port is Activate
CRF1 base address
No append hardware CRC value as data in FIR/MIR mode.
Append hardware CRC value as data in FIR/MIR mode.
Disable IR Bank selection.
Enable IR Bank selection.
Transmission delays 4 characters-time (40 bit-time) when SIR is changed
from RX mode to TX mode.
No transmission delay when SIR is changed from RX mode to TX mode.
- 122 -
W83L517D/W83L517D-F

Related parts for w83l517g