cl-pd6833 Cirrus Logic, Inc., cl-pd6833 Datasheet - Page 185

• Manufacturer Part Number: cl-pd6833
• Description: Pci-to-cardbus Host Adapter
• Manufacturer: Cirrus Logic, Inc.

CL-PD6833
PCI-to-CardBus Host Adapter
15.3
This section includes system timing requirements for the CL-PD6833. Unless otherwise specified, timings
are provided in nanoseconds (ns), at TTL input levels, with the ambient temperature varying from 0 C to
70 C, and V
otherwise specified. Note the following conventions:
Additionally, the following statements are true for all timing information:
Table 15-6.
June 1998
Table 15-7. FRAME#, AD[31:0], C/BE[3:0]#, and DEVSEL#
Table 15-8. TRDY# and STOP# Delay
Table 15-9. IDSEL Timing in a Configuration Cycle
Table 15-10. PAR Timing (PCI Bus)
Table 15-11. Pulse Mode Interrupt Timing
Table 15-12. Memory Read/Write Timing
Table 15-13. Word I/O Read/Write Timing
Table 15-14. PC Card (PCMCIA) Read/Write Timing when System is 8-Bit
Table 15-15. Normal Byte Read/Write Timing
Table 15-16. 16-Bit System to 8-Bit I/O Card (Odd Byte Timing)
A pound sign (#) at the end of a pin name indicates an active-low signal for the PCI bus.
A dash (-) at the beginning of a pin name indicates an active-low signal for the PC Card (PCMCIA) bus.
An asterisk (*) at the end of a pin name indicates an active-low signal that is a general interface for the
CL-PD6833.
All timings assume a load of 50 pF.
TTL signals are measured at TTL threshold; CMOS signals are measured at CMOS threshold.
AC Timing Specifications
CC
ADVANCE DATA BOOK v0.3
Index of AC Timing Specifications
varying from 3.0 V to 3.6 V, or 4.5 V to 5.5 V DC. The PCI bus speed is 33 MHz, unless
Title
Page Number
ELECTRICAL SPECIFICATIONS
186
188
189
190
191
193
194
196
197
198
185