DF2170BVTE33V Renesas Electronics America, DF2170BVTE33V Datasheet - Page 529

• Manufacturer Part Number: DF2170BVTE33V
• Description: IC H8S/2170 MCU FLASH 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2170BVTE33V

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: SCI, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 76
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• For Use With: HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)3DK2166 - DEV EVAL KIT H8S/2166
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

Register
Abbreviation
USTCR
IER
ICRC
ICRB
ICRA
ISR
ISCRH
ISCRL
ABRKCR
PBARA
PBARB
PBARC
ISSR
PFCR1
PFCR3
P1DDR
P2DDR
P3DDR
P4DDR
P5DDR
P6DDR
P7DDR
P8DDR
P9DDR
PADDR
SMR
BRR
SCR
TDR
SSR
RDR
PORT1
PORT2
Power-on
Reset
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized


Normal
Operation Sleep


































































Module
Stop




























Initialized Initialized Initialized
Initialized Initialized Initialized
Initialized Initialized Initialized


Software
Standby






























Rev. 2.00, 03/04, page 495 of 534
Hardware
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized


Module
DMAC
PORT
SCI
PORT
INT