S9S12HY64J0MLH Freescale Semiconductor, S9S12HY64J0MLH Datasheet - Page 462

• Manufacturer Part Number: S9S12HY64J0MLH
• Description: MCU 64K FLASH AUTO 64-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12HY64J0MLH

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
• Peripherals: LCD, Motor control PWM, POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 64-LQFP
• Controller Family/series: S12
• No. Of I/o's: 50
• Ram Memory Size: 4KB
• Cpu Speed: 64MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• Processor Series: S12HY
• Core: HCS12
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: DEMO9S12HY64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Serial Peripheral Interface (S12SPIV5)
13.2.3
This pin is used to output the select signal from the SPI module to another peripheral with which a data
transfer is to take place when it is configured as a master and it is used as an input to receive the slave select
signal when the SPI is configured as slave.
13.2.4
In master mode, this is the synchronous output clock. In slave mode, this is the synchronous input clock.
13.3
This section provides a detailed description of address space and registers used by the SPI.
13.3.1
The memory map for the SPI is given in
base address and an address offset. The base address is defined at the SoC level and the address offset is
defined at the module level. Reads from the reserved bits return zeros and writes to the reserved bits have
no effect.
462
Reserved
Reserved
Register
SPIDRH
SPICR1
SPICR2
SPIDRL
0x0000
0x0001
0x0002
0x0003
0x0004
0x0005
0x0006
0x0007
SPIBR
SPISR
Name
Memory Map and Register Definition
SS — Slave Select Pin
SCK — Serial Clock Pin
Module Memory Map
W
W
W
W
W
W
W
W
R
R
R
R
R
R
R
R
SPIE
SPIF
Bit 7
R15
T15
R7
T7
0
0
= Unimplemented or Reserved
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
SPPR2
XFRW
SPE
R14
T14
R6
T6
6
0
Figure 13-2. SPI Register Summary
Figure
SPPR1
SPTEF
SPTIE
R13
T13
R5
T5
5
0
13-2. The address listed for each register is the sum of a
MODFEN
SPPR0
MSTR
MODF
R12
T12
R4
T4
4
BIDIROE
CPOL
R11
T11
R3
T3
3
0
0
CPHA
SPR2
R10
T10
R2
T2
2
0
0
Freescale Semiconductor
SPISWAI
SSOE
SPR1
R9
R1
T9
T1
1
0
LSBFE
SPC0
SPR0
Bit 0
R8
T8
R0
T0
0