M306N4FGTFP Renesas Electronics America, M306N4FGTFP Datasheet - Page 387

IC M16C MCU FLASH 100QFP

M306N4FGTFP

Manufacturer Part Number
M306N4FGTFP
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/6Nr
Datasheets

Specifications of M306N4FGTFP

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306N4FGTFP
Manufacturer:
TI
Quantity:
3 001
Part Number:
M306N4FGTFP
Manufacturer:
RENESAS
Quantity:
36
Part Number:
M306N4FGTFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N4FGTFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M306N4FGTFP#UKJ
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N4FGTFP#UKJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M16C/6N Group (M16C/6N4)
Rev.2.40
REJ09B0009-0240
Figure 23.3 When Updating Period of CAN Module Matches Access Period from CPU
Figure 23.4 With Wait Time of 3 fCAN before CPU Read
Figure 23.5 When Polling Period of CPU is 3 fCAN or Longer
CPU read signal
Updating period of
the CAN module
CPU reset signal
CiSTR register
b8: Reset state flag
CPU read signal
Updating period of
the CAN module
CPU reset signal
CiSTR register
b8: State_Reset bit
i = 0, 1
fCAN
CPU read signal
Updating period of
CAN module
CPU reset signal
CiSTR register
b8: State_Reset bit
i = 0, 1
i = 0, 1
0: CAN operation
1: CAN reset/initial-
0: CAN operation
1: CAN reset/initial-
0: CAN operation
1: CAN reset/initial-
Apr 14, 2006
mode
ization mode
mode
ization mode
mode
ization mode
page 363 of 376
Wait time
✕: When the CAN module's State_Reset bit updating period matches the CPU's read
✕: When the CAN module’s State_Reset bit updating period matches the CPU’s read
: Updated without fail in period of 4 fCAN
period, it does not enter reset mode, for the CPU read has the higher priority.
: Updated without fail in period of 3 fCAN
period, it does not enter reset mode, for the CPU read has the higher priority.
4 f
CAN
23. Usage Notes

Related parts for M306N4FGTFP