M306N4FGTFP Renesas Electronics America, M306N4FGTFP Datasheet - Page 92

IC M16C MCU FLASH 100QFP

M306N4FGTFP

Manufacturer Part Number
M306N4FGTFP
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/6Nr
Datasheets

Specifications of M306N4FGTFP

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306N4FGTFP
Manufacturer:
TI
Quantity:
3 001
Part Number:
M306N4FGTFP
Manufacturer:
RENESAS
Quantity:
36
Part Number:
M306N4FGTFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N4FGTFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M306N4FGTFP#UKJ
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N4FGTFP#UKJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M16C/6N Group (M16C/6N4)
Rev.2.40
REJ09B0009-0240
8.4.3.3 Exiting Stop Mode
Stop mode is exited by a hardware reset, NMI interrupt or peripheral function interrupt.
When the hardware reset or NMI interrupt is used to exit stop mode, set all ILVL2 to ILVL0 bits in the
interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before setting
the CM10 bit in the CM1 register to 1.
When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to 1 after the following
settings are completed.
(1) Set bits ILVL2 to ILVL0 in the interrupt control registers to decide the peripheral priority level of the
(2) Set the I flag to 1.
(3) Start operation of peripheral function being used to exit wait mode.
When stop mode is exited by the peripheral function interrupt or NMI interrupt, the CPU clock source is
as follows, in accordance with the CPU clock source setting before the MCU had entered stop mode.
• When the sub clock is the CPU clock before entering stop mode: Sub clock
• When the main clock is the CPU clock source before entering stop mode:
• When the on-chip oscillator clock is the CPU clock source before entering stop mode:
Apr 14, 2006
peripheral function interrupt.
Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to 0 by setting the
all ILVL2 to ILVL0 bits to 000b (interrupt disabled).
When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed when
an interrupt request is generated and the CPU clock is supplied again.
page 68 of 376
_______
_______
_______
On-chip oscillator clock divided by 8
Main clock divided by 8
8. Clock Generation Circuit

Related parts for M306N4FGTFP