UPD78F0513AMC-GAA-AX Renesas Electronics America, UPD78F0513AMC-GAA-AX Datasheet - Page 969

• Manufacturer Part Number: UPD78F0513AMC-GAA-AX
• Description: MCU 8BIT 38PIN SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2r

Specifications of UPD78F0513AMC-GAA-AX

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0/Kx2
R01UH0008EJ0401 Rev.4.01
Jul 15, 2010
Power-on-
clear
circuit
Low-
voltage
detector
Option
byte
Function
In 2.7 V/1.59 V
POC mode
Cautions for
power-on-clear
circuit
LVIM: Low-
voltage detection
register
LVIM and LVIS
LVIS: Low-
voltage detection
level selection
register
When used as
reset (When
detecting level of
supply voltage
(V
When used as
reset (When
detecting level of
input voltage from
external input pin
(EXLVI))
When used as
interrupt (When
detecting level of
input voltage from
external input pin
(EXLVI))
Cautions for low-
voltage detector
0082H, 0083H/
1082H, 1083H
0080H/1080H
DD
Details of
))
Function
A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply
voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V
(TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is
automatically generated before reset processing.
In a system where the supply voltage (V
of the POC detection voltage (V
from the reset status. In this case, the time from release of reset to the start of the
operation of the microcontroller can be arbitrarily set by taking the following action.
To stop LVI, follow either of the procedures below.
• When using 8-bit memory manipulation instruction: Write 00H to LVIM.
• When using 1-bit memory manipulation instruction: Clear LVION to 0.
Input voltage from external input pin (EXLVI) must be EXLVI < V
When using LVI as an interrupt, if LVION is cleared (0) in a state below the LVI
detection voltage, an INTLVI signal is generated and LVIIF becomes 1.
With the conventional-specification products (
LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.
Be sure to clear bits 4 to 7 to “0”.
Do not change the value of LVIS during LVI operation.
When an input voltage from the external input pin (EXLVI) is detected, the detection
voltage (V
With the conventional-specification products (
LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.
<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately
after the processing in <4>.
If supply voltage (V
reset signal is not generated.
<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately
after the processing in <3>.
If input voltage from external input pin (EXLVI) ≥ detection voltage (V
(TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
Input voltage from external input pin (EXLVI) must be EXLVI < V
Input voltage from external input pin (EXLVI) must be EXLVI < V
In a system where the supply voltage (V
of the LVI detection voltage (V
low-voltage detector is used.
(1) When used as reset
(2) When used as interrupt
Be sure to set 00H to 0082H and 0083H (0082H/1082H and 0083H/1083H when the
boot swap function is used).
Set a value that is the same as that of 0080H to 1080H because 0080H and 1080H
are switched during the boot swap operation.
The system may be repeatedly reset and released from the reset status.
In this case, the time from release of reset to the start of the operation of the
microcontroller can be arbitrarily set by taking action (1) below.
Interrupt requests may be frequently generated. Take (b) of action (2) below.
EXLVI
= 1.21 V (TYP.)) is fixed. Therefore, setting of LVIS is not necessary.
DD
) ≥ detection voltage (V
LVI
POC
), the operation is as follows depending on how the
), the system may be repeatedly reset and released
Cautions
DD
DD
) fluctuates for a certain period in the vicinity
) fluctuates for a certain period in the vicinity
LVI
μ
μ
) when LVIMD is set to 1, an internal
PD78F05xx and 78F05xxD), after an
PD78F05xx and 78F05xxD), after an
APPENDIX D LIST OF CAUTIONS
DD
DD
DD
.
.
.
EXLVI
= 1.21 V
p. 695
p. 696
p. 700
p. 700
p. 701
p. 701
p. 701
p. 701
p. 701
p. 701
p. 703
p. 703
p. 706
p. 706
p. 706
p. 711
p. 713
p. 716
p. 716
Page
(26/30)
969