XC68HC12A0CPV8 Freescale Semiconductor, XC68HC12A0CPV8 Datasheet - Page 311

• Manufacturer Part Number: XC68HC12A0CPV8
• Description: IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112
• Manufacturer: Freescale Semiconductor

Specifications of XC68HC12A0CPV8

• Controller Family/series: 68HC12
• No. Of I/o's: 68
• Eeprom Memory Size: 1KB
• Ram Memory Size: 2KB
• Cpu Speed: 8MHz
• No. Of Timers: 1
• Core Size: 16 Bit
• Program Memory Size: 60KB
• Peripherals: ADC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
cause of the receiver interrupt. When more than one hit occurs (two or
more filters match) the lower hit has priority.
A very flexible programmable generic identifier acceptance filter has
been introduced in order to reduce the CPU interrupt loading. The filter
is programmable to operate in four different modes:
•
•
•
•
Two identifier acceptance filters, each to be applied to a) the full
29 bits of the extended identifier and to the following bits of the
CAN frame: RTR, IDE, SRR or b) the 11 bits of the standard
identifier, the RTR and IDE bits of CAN 2.0A/B messages. This
mode implements two filters for a full length CAN 2.0B compliant
extended identifier.
bank (CIDAR0–3, CIDMR0–3) produces a filter 0 hit. Similarly, the
second filter bank (CIDAR4–7, CIDMR4–7) produces a filter 1 hit.
Four identifier acceptance filters, each to be applied to a) the 14
most significant bits of the extended identifier plus the SRR and
IDE bits of CAN 2.0B messages or b) the 11 bits of the standard
identifier, the RTR and IDE bits of CAN 2.0A/B mesages.
17-4
produces filter 0 and 1 hits. Similarly, the second filter bank
(CIDAR4–7, CIDMR4–7) produces filter 2 and 3 hits.
Eight identifier acceptance filters, each to be applied to the first 8
bits of the identifier. This mode implements eight independent
filters for the first 8 bits of a CAN 2.0A/B compliant standard
identifier or of a CAN 2.0B compliant extended identifier.
17-5
produces filter 0 to 3 hits. Similarly, the second filter bank
(CIDAR4–7, CIDMR4–7) produces filter 4 to 7 hits.
Closed filter. No CAN message will be copied into the foreground
buffer RxFG, and the RXF flag will never be set.
shows how the first 32-bit filter bank (CIDAR0–3, CIDMR0–3)
shows how the first 32-bit filter bank (CIDAR0–3, CIDMR0–3)
MSCAN Controller
Figure 17-3
shows how the first 32-bit filter
Identifier Acceptance Filter
MSCAN Controller
Technical Data
Figure
Figure
311