XC68HC12A0CPV8 Freescale Semiconductor, XC68HC12A0CPV8 Datasheet - Page 90

IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112

XC68HC12A0CPV8

Manufacturer Part Number
XC68HC12A0CPV8
Description
IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of XC68HC12A0CPV8

Controller Family/series
68HC12
No. Of I/o's
68
Eeprom Memory Size
1KB
Ram Memory Size
2KB
Cpu Speed
8MHz
No. Of Timers
1
Core Size
16 Bit
Program Memory Size
60KB
Peripherals
ADC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Bus Control and Input/Output
PEAR — Port E Assignment Register
Technical Data
90
RESET:
RESET:
RESET:
RESET:
RESET:
NDBE
BIT 7
0
0
1
1
0
CGMTE
6
0
0
1
0
0
PE[1:0] are associated with XIRQ and IRQ and cannot be configured as
outputs. These pins can be read regardless of whether the alternate
interrupt functions are enabled.
This register is not in the map in peripheral mode and expanded modes
while the EME control bit is set.
Read and write anytime.
The PEAR register is used to choose between the general-purpose I/O
functions and the alternate bus control functions of port E. When an
alternate control function is selected, the associated DDRE bits are
overridden.
The reset condition of this register depends on the mode of operation
because bus-control signals are needed immediately after reset in some
modes.
In normal single-chip mode, no external bus control signals are needed
so all of port E is configured for general-purpose I/O.
0 = Associated pin is a high-impedance input
1 = Associated pin is an output
PIPOE
5
0
1
0
0
1
Bus Control and Input/Output
NECLK
4
0
0
1
1
0
LSTRE
3
0
1
0
0
1
RDWE
2
0
1
0
0
1
CALE
MC68HC912D60A — Rev. 3.1
1
0
0
0
0
0
Freescale Semiconductor
DBENE
BIT 0
0
0
0
0
0
single chip
single chip
Expanded
Expanded
Peripheral
Special
Special
Normal
Normal
$000A

Related parts for XC68HC12A0CPV8