LAN9311-NZW Standard Microsystems (SMSC), LAN9311-NZW Datasheet - Page 198

• Manufacturer Part Number: LAN9311-NZW
• Manufacturer: Standard Microsystems (SMSC)

Specifications of LAN9311-NZW

• Number Of Primary Switch Ports: 2
• Internal Memory Buffer Size: 32
• Operating Supply Voltage (typ): 3.3V
• Fiber Support: No
• Integrated Led Drivers: Yes
• Phy/transceiver Interface: MII
• Power Supply Type: Analog
• Data Rate (typ): 10/100Mbps
• Vlan Support: Yes
• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Pin Count: 128
• Mounting: Surface Mount
• Jtag Support: No
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Operating Temperature Classification: Commercial
• Data Rate: 100Mbps
• Lead Free Status / RoHS Status: Compliant

Revision 1.7 (06-29-10)
14.2.4
14.2.4.1
BITS
31
EEPROM Controller Busy (EPC_BUSY)
When a 1 is written into this bit, the operation specified in the
EPC_COMMAND field of this register is performed at the specified
EEPROM address. This bit will remain set until the selected operation is
complete. In the case of a read, this indicates that the Host can read valid
data from the
E2P_DATA registers should not be modified until this bit is cleared. In the
case where a write is attempted and an EEPROM is not present, the
EPC_BUSY bit remains set until the
(EPC_TIMEOUT)
Note:
EEPROM
This section details the EEPROM related System CSR’s. These registers should only be used if an
EEPROM has been connected to the LAN9311/LAN9311i. Refer to chapter
"I2C/Microwire Master EEPROM Controller," on page 138
modes (I
EEPROM Command Register (E2P_CMD)
This read/write register is used to control the read and write operations of the serial EEPROM.
EPC_BUSY is set immediately following power-up, or pin reset, or
DIGITAL_RST reset. This bit is also set following the settings of the
SRST bit in the
the EEPROM Loader has finished loading, the EPC_BUSY bit is
cleared. Refer to chapter
page 150
Offset:
2
C and Microwire) of the EEPROM Controller (EPC).
EEPROM Data Register
bit is set. At this time the EPC_BUSY bit is cleared.
for more information.
Hardware Configuration Register
1B4h
DESCRIPTION
Section 10.2.4, "EEPROM Loader," on
EEPROM Controller Timeout
DATASHEET
(E2P_DATA). The E2P_CMD and
198
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Size:
(HW_CFG). After
for additional information on the various
32 bits
TYPE
R/W
SMSC LAN9311/LAN9311i
SC
Section 10.2,
DEFAULT
Datasheet
0b